Page loading . . .

  
 Category: News: News Archive 2010: Wednesday, May 22, 2013
Synopsys Launches Industrys First MIPI DigRF v4 IP  
 Printer friendly
 E-Mail Item URL

May 3, 2010 -- Synopsys, Inc. today announced the immediate availability of the DesignWare® MIPI® 4G DigRF Master Controller IP. By complementing its current silicon-proven DesignWare MIPI 3G DigRF Controller and PHY IP, Synopsys becomes the first vendor to offer a comprehensive IP portfolio for both the MIPI DigRF v3 and v4 standards.

The configurable MIPI 4G DigRF Master Controller is compliant to the recently ratified MIPI DigRF v4 1.00 specification and enables designers to reliably implement the new standard. In addition, Synopsys is developing the DesignWare M-PHY, the physical layer for the MIPI DigRF v4 interface, in parallel with the ratification of the specification. A single-vendor solution lets designers lower the risk and cost of integrating the DigRF interfaces into baseband ICs (BBICs) and application processors, while speeding time-to-market of advanced LTE and Mobile WiMAX system-on-chips (SOCs).

"As a leading provider of 4G mobile broadband solutions, having a high-quality DigRF IP solution is critical to our product developments," said Sunny Padacheril, Vice President of Engineering for SOC Development at Beceem. "We selected the DesignWare 4G DigRF solution because of Synopsys’ expertise and track record of delivering high-speed interfaces."

MIPI Alliance’s DigRF v4 is the latest generation of the standard that defines the interface between RF transceiver ICs (RFIC) and BBICs and addresses the increased data throughput requirements for mobile terminals targeting 4G standard air interfaces such as LTE and mWiMAX. The DigRF v4 specification also supports existing 3GPP standards such as 2.5G and 3.5G. The low-power and area-efficient DesignWare 4G DigRF Master Controller implements the features defined for the protocol and PHY adaptation layers of the DigRF v4 rev 1.00 specification. The DesignWare DigRF IP has also verified interoperability with RFIC devices currently available on the market. Configurability of the IP RTL provides flexibility for system-specific implementations, such as number of lanes, sublinks and diversity, while protocol-specific attributes including IQ sample size, frame scheduling and handling of timing critical signals are software programmable.

"Ratification of the DigRF v4 specification is a key achievement for the MIPI Alliance," said Joel Huloux, Chairman of the MIPI Alliance. "As an active contributor to the MIPI working groups, Synopsys has direct influence on the specification which enables them to provide a comprehensive IP solution that will help speed the adoption of this new interface into the mobile market."

"MIPI standards such as DigRF are instrumental to improving interoperability and accelerating development of mobile devices,” said John Koeter, vice president of marketing for the Solutions Group at Synopsys. "This latest addition to the DesignWare MIPI portfolio, now consisting of DigRF v3 and v4, CSI-2 and D-PHY IP, enables designers to turn to a single, trusted vendor for high-quality solutions that help them bring MIPI-based products to the market faster and with less risk."

Availability

The DesignWare DigRF 4G controller is available now to early adopters. The M-PHY is under development based on the evolving MIPI specification.

Go to the Synopsys, Inc. website for details.

E-mail Synopsys, Inc. for more information.

Read more about
Synopsys, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, MIPI, system-on-chip, SoC, Synopsys,
597/31261 5/3/2010 1524 128


Designer's Mall
0.4072266



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.484375