Page loading . . .

  
 Category: News: News Archive 2010: Tuesday, September 02, 2014
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1627 Entries)
Paradigm Works Releases Free Open Source Software for VMM-based Verification 

February 8, 2010 -- Paradigm Works, Inc. has released its RegWorks Spec2Reg tool as Free Open Source Software (FOSS) for the chip-development community. Built on VMM's Register Abstraction Layer (RAL) capability, Spec2Reg provides develop ... read more

Tatvik Announces High-Performance Video Codecs Optimized for Cortex-A8 Using ARM Neon Technology 

February 8, 2010 -- Tatvik Technologies, Ltd., a provider of multimedia solutions for mobile phones and handhelds, has started providing software video codecs optimized for Cortex-A8 using ARM Neon technology. This is in addition to compa ... read more

Sapphicon Semiconductor and AWR Partner to Develop Silicon-on-Sapphire Process Design Kits 

February 8, 2010 -- Sapphicon Semiconductor Pty, Ltd. and AWR Corp. today introduced process design kits (PDKs) for AWR software that support Sapphicon’s advanced silicon-on-sapphire (SoS) processes.
AWR’s Analog Office RFIC ... read more

Rambus Unveils Mobile XDR Memory for Next-Generation Mobile Products 

February 8, 2010 -- Rambus, Inc. today unveiled its for next-generation mobile products. Based on innovations from Rambus’ Mobile Memory Initiative introduced last year, Mobile XDR memory offers a high-bandwidth, low-power memory architec ... read more

SpringSoft Simplifies Verification of Low-Power Chips with Advanced Power-Aware Debug Solution 

February 8, 2010 -- SpringSoft, Inc. today introduced a new power-aware debug module for its Verdi Automated Debug System. Power-aware debug accelerates the comprehension of power intent and automates the process of visualizing, tracing a ... read more

STMicroelectronics Completes Family of Miniaturized Industry-Standard Comparators 

February 8, 2010 -- STMicroelectronics has completed its portfolio of industry-standard comparators in space-saving packages by introducing the LMV331 in a choice of 2x1.25-mm SC70 or 2.90x1.60-mm SOT23 form factors.

Battery-powered ... read more

Tensilica Introduces Second Generation ConnX BaseBand Engine DSP for LTE/4G Wireless Handsets and Basestations 

February 8, 2010 -- Tensilica, Inc. today introduced ConnX BBE16, its second-generation baseband engine for LTE (long-term evolution) and 4G baseband SOC (system-on-chip) designs. ConnX BBE16's 16-way MAC (multiply accumulator) architectu ... read more

Tensilica Introduces ConnX Atlas Reference Architecture for LTE 

February 8, 2010 -- Tensilica, Inc. today introduced its ConnX Atlas LTE (Long-Term Evolution) reference platform, a heterogeneous seven-core reference architecture for a complete multi-standard programmable radio for advanced mobile devi ... read more

Synopsys to Acquire CoWare  Featured

February 8, 2010 -- Synopsys, Inc. today announced that it has signed a definitive agreement to acquire CoWare, Inc., a global supplier of software and services for electronic systems design. When completed, the acquisition will ex ... read more

APAC IC Adopts Synopsys Galaxy Custom Designer Solution for Analog/ Mixed-Signal IC Design Services 

February 8, 2010 -- Synopsys, Inc. today announced that APAC IC Layout Consultant, Inc., a provider of IC physical design services, has adopted Synopsys' Galaxy Custom Designer™ implementation solution. APAC IC, based in the Philippines, ... read more

Posedge Announces ONFI-2.2 Compliant Universal Flash Controller IP Core 

February 4, 2010 -- Posedge, Inc. has announced the availability of universal flash controller (UFC) soft IP core that interfaces to NAND, NOR, and Serial Flash devices fully conforming to standards such as the latest Open NAND Flash Inte ... read more

Parasoft Unveils Runtime Memory Analysis to Increase Team Productivity and C and C++ Software Quality 

February 3, 2010 -- Parasoft Corp. today announced the new release of Parasoft C++test, an integrated solution for automating a broad range of best-practices proven to increase software development team productivity and software quality f ... read more

IP Cores Announces Family of Low-Latency AES/GCM IP Cores Supporting IEEE 802.11ad and WiGig Standards 

February 4, 2010 -- IP Cores, Inc. today announced shipments of a new scalable family of IP cores supporting the GCM-AES mode as defined by NIST publication SP800-38D. New GCM5 IP cores provide exceptionally low latency and enable efficie ... read more

New MEN Micro 3U CompactPCI Board First to Combine Intel Atom Technology with Onboard FPGA 

February 3, 2010 -- MEN Micro, Inc., a provider of embedded computing and I/O solutions for mission-critical industrial, mobile and harsh environment applications, now offers a 3U CompactPCI (CPCI) single board computer (SBC) that combine ... read more

TI Challenges Embedded-Control Engineers with Stellaris ARM Cortex-M3-based MCU Design Contest 

February 4, 2010 -- Texas Instruments, Inc. (TI) has announced the DesignStellaris 2010 contest, which takes place through June 23, 2010. Contestants can win by leveraging the Keil Microcontroller Development Kit software tools to create ... read more

Marvell Selects Denali VIP Products for Next-Generation Products 

February 4, 2010 -- Denali Software, Inc. today announced that Marvell, a leader in the development of storage, communications, and consumer silicon solutions, has signed an expanded business agreement that establishes Denali as an IP par ... read more

Cyclic Design Releases Advanced BCH Error Correction IP for Next-Generation NAND Flash Applications 

February 3, 2010 -- Cyclic Design, LLC has announced the availability of its BCH ECC solution for next-generation NAND flash controllers. This IP supports 1-kByte correction blocks with up to 32bits of ECC per block, enabling support for ... read more

SiSoft Announces Multiple Design Kits for Quantum Channel Designer (QCD) Serial Link Analysis Software 

February 3, 2010 --Signal Integrity Software, Inc. (SiSoft) today announced that over 20 different Quantum Channel Designer (QCD) design kits are available for immediate delivery from multiple IP and semiconductor vendors including Xilinx ... read more

Wind River Delivers Suite of Multi-Architecture Embedded Software Development Tools 

February 3, 2010 -- Wind River Systems today announced the immediate availability of its latest suite of development tools, including Wind River Workbench 3.2, Wind River On-Chip Debugging 3.2 and Wind River Compiler 5.8. Wind River's dev ... read more

Microchip Technology to Acquire Silicon Storage Technology 

February 3, 2010 -- Silicon Storage Technology, Inc. (SST) today announced that it has entered into a definitive merger agreement with Microchip Technology Inc. under which Microchip will acquire all of SST's outstanding common sto ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Progressive Static Verification Leads to Earlier and Faster Timing Sign-off


Graham Bell
VP of Marketing,
Real Intent

Odd Parity

Summertime and the Leavin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.734375