|Publication: EDN Magazine|
March 3, 2011 -- CPU cores in FPGAs have a history reaching back to the early years of the FPGA's existence and a future extending far into the realms of microcontrollers and ASSPs (application-specific standard products). We are now at an inflection point in that trajectory, facing manifold options. CPU cores may be soft, i.e., synthesizable cores that go into the FPGA's programmable logic or hard, i.e., cell-based blocks that the FPGA vendor builds directly onto the die. The CPU architecture may be industry-standard, proprietary to the FPGA vendor, or unique. Processing capability spans tiny 8-bit microcontroller cores and 32-bit CPU clusters with DSP extensions. All this diversity conceals profound differences in implementation flow, in system performance, and in debugging access, all of which demand exploration.
By Ron Wilson, Editorial Director, EDN Magazine.
This brief introduction has been excerpted from the original copyrighted article.
View the entire article on the EDN Magazine website.
|Keywords: FPGAs, field programmable gate arrays, FPGA design, microcontrollers, MCUs, microprocessors, MPUs, IP, intellectual property, cores, EDN Magazine, |
|599/33391 3/3/2011 2011 206|