Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2011: Saturday, May 25, 2013
Verifying Designs Before Committing to Hardware  
Publication: Electronic Products Magazine
Contributor: MathWorks, Inc.
 Printer friendly
 E-Mail Item URL

June 1, 2011 -- Designers of robot control systems are being pushed to provide better performance and more features, all while meeting tight deadlines and keeping costs down. As these demands grow, traditional design and verification methodologies are falling short.

In a traditional design flow, designers are not able to determine if their controller works until late in the design effort, when the robot is available. This approach was often sufficient for systems developed in years past. System behavior was predictable, and the simplicity of the control scheme minimized opportunities for error. When problems did occur, they could often be solved by tuning the controller during verification.

With today's multi-domain mechatronics systems, however, this process is no longer sufficient. As system complexity grows, the potential for errors and suboptimal designs increase. When design problems show up in the verification stage, they require difficult, costly changes that often include time-consuming hardware fixes.

In addition, the growing complexity of mechatronics control systems makes it difficult to test all the corner cases in a design. Indeed, for many systems it is impractical or even dangerous to test the full operating envelope on a production robot. For these systems, traditional verification methods simply don't work.

Leading system designers have recognized these challenges and are adopting early verification with model-based design. This approach allows engineers to simulate the physical robot alongside the control algorithms and logic. Early verification allows designers to:
  • Quickly evaluate a variety of control strategies and optimize system behavior.
  • Catch errors early, before robot hardware is available.
  • Use simulation to test the full operating envelope.
  • Reuse models for real-time testing.

By Brian McKay. (McKay is a Product Marketing Manager, MathWorks, Inc.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronic Products Magazine website.

Read more about
MathWorks, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, verification, Electronic Products Magazine, MathWorks,
599/34111 6/1/2011 815 98


Designer's Mall
0.15625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.599  0.234375