Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2011: Thursday, May 23, 2013
The Quandary of EDA Software Piracy  
Publication: EDN Magazine
 Printer friendly
 E-Mail Item URL

July 5, 2011 -- There are no specific numbers on the amount of revenue the industry is losing. The organization that tracks software piracy in general, the Business Software Alliance, focuses only on PC software and doesn't break out EDA software specifically. But the anti-piracy committee of the Electronic Design Automation Consortium (EDAC) estimates that 30% to 40% of all EDA software use is via pirated licenses, according to Dane Collins, CEO of AWR Corp and an EDAC board member.

The rise in piracy is attributed to several factors. Some EDA software has become simpler and easier to use. There are more low-end versions of EDA software that run on PCs and low-end workstations than before. The more similar it is to mass-market, shrink-wrapped software, the more prone it becomes to piracy. Perhaps most important, however, is the fact that the electronic design market has become increasingly global and its software is therefore used by designers in emerging countries, such as China, that have bad records in protecting intellectual property.

The problem has grown to proportions that EDA software vendors can no longer ignore.

By Tam Harbert, Contributing Editor, EDN Magazine.

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, software piracy, EDN Magazine,
599/34284 7/5/2011 797 143


Designer's Mall
0.15625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.599  0.234375