Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2011: Wednesday, May 22, 2013
Hunting Noise Sources in Wireless Embedded Systems  
Publication: EE Times Test & Measurement Designline
Contributor: Tektronix, Inc.
 Printer friendly
 E-Mail Item URL

September 14, 2011 -- When integrating a radio chip or module into a typical embedded system, a common and often frustrating task designers face is tracking down and eliminating noise and spurious signals. Potential noise sources include switching power supplies, digital noise from other parts of the system, and external sources. Noise considerations also include any possible interference generated by the radio as well as the need to avoid interfering with other radios while meeting regulatory requirements.

The tool of choice for the embedded designer, the oscilloscope, is optimized for making time domain measurements only. An MSO (mixed-signal oscilloscope) can measure both analog and digital signals, but it remains difficult to effectively measure RF signals with an oscilloscope at the RF carrier. It is also quite difficult to adequately correlate events in the time and frequency domains — something critical for finding system-level problems.

While spectrum analyzers are available for making measurements in the frequency domain, these are not the tool of choice for most embedded designers. Using spectrum analyzers to make time correlated measurements with the rest of the system is virtually impossible.

In this article, we will explore tips and techniques for hunting noise sources using a new type of instrument called the mixed-domain oscilloscope, or MDO.

By Darren McCarthy. (McCarthy is the Worldwide RF Technical Marketing Manager for Tektronix, Inc.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Test & Measurement Designline website.

Read more about
Tektronix, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, embedded system design, embedded systems, EDA, EDA tools, electronic design automation, signal integrity, noise, Tektronix, EE Times Test & Measurement Designline
599/34646 9/14/2011 714 114


Designer's Mall
0.1557617



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.599  0.2348633