Page loading . . .

  
 Category: News: News Archive 2011: Sunday, May 26, 2013
Microsemi Announces High-Level Synthesis Support from Synopsys  
 Printer friendly
 E-Mail Item URL

January 27, 2011 -- Microsemi SoC Products Group today announced that the Synopsys, Inc. a design tool suite for hardware DSP algorithm design, now provides support for Microsemi FPGAs. Synphony Model Compiler enables easier and more reliable FPGA execution of algorithms by offering a more-automated implementation and verification flow for engineers using MATLAB/ Simulink. The software tool achieves significantly higher productivity than alternative MATLAB/ Simulink flows and gives the designer a mechanism to quickly evaluate high-level area and performance trade-offs. Synphony Model Compiler supports many of Microsemi's FPGAs, including the RTAX-DSP, RTAX-S/SL, Axcelerator, as well as the ProASIC3, IGLOO, and Fusion devices.

Synphony Model Compiler delivers performance and productivity benefits for designers who are implementing DSP circuits into FPGAs. For algorithm designers, the software offers advanced high-level synthesis in their chosen design environment and automates a smooth transition into the Synopsys FPGA logic implementation flow. For the hardware engineer, the software eliminates costly iterations normally required to create optimum RTL from the DSP algorithm design intent, because it generates the necessary RTL code and offers built-in optimizations that account for device-specific features.

Included in the software:
  • A synthesizable IP model library for the MATLAB/ Simulink environment for wireless, multimedia and signal-processing applications.
  • High-level synthesis to automatically produce a bit-exact, optimized HDL implementation.
  • An automated flow to capture test vectors from the high-level model.
  • Automatic HDL test bench generation to verify bit accuracy.
  • Creation of C-models representing the final RTL for use in hardware and software verification flow (optional package required).
  • Integration with Synplify Pro logic synthesis for efficient FPGA implementation.

"Synphony Model Compiler enables engineers to explore and implement their ideas much more quickly and from higher levels of abstraction than traditional HDL flows," said Chris Eddington, Product Marketing Director at Synopsys. "By collaborating with Microsemi's SOC Products Group on high-level design flows like Synphony Model Compiler, we can deliver much greater design and verification productivity to our mutual customers."

"The RTAX-DSP family of DSP-enabled space-flight FPGAs combine the advantages of efficient integration of DSP algorithms with high levels of tolerance to the damaging effects of radiation encountered in space," states Ken O'Neill, Director of High-Reliability Product Marketing at Microsemi's SoC Products Group. "Synopsys' Synphony Model Compiler is an important tool in our Libero IDE design suite to efficiently manage and optimize DSP designs."

Availability

Synphony Model Compiler AE licenses are available to Actel customers at no cost To receive your free license, visit the Actel Software Licenses and Registration System.

Go to the Microsemi SoC Products Group website to find additional information.

E-mail Microsemi SoC Products Group for more information.

Read more about
Microsemi SoC Products Group
and
Synopsys, Inc.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, DSP, digital signal processing, digital signal processors, Microsemi SoC Products Group, Synopsys Synphony Model Compiler,
600/33036 1/28/2011 669 108


Designer's Mall
0.609375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  0.671875