Page loading . . .

 Category: News: News Archive 2011: Saturday, October 22, 2016
New ARM Memory Interface Solution Delivers 90% Utilization Efficiency  
 Printer friendly
 E-Mail Item URL

May 4, 2011 -- ARM has announced the release of its fourth-generation memory interface solution, comprising the Dynamic Memory Controller (DMC-400) and an ARM Artisan DDR PHY hard macro, targeting high-performance, low latency SOC applications. ARM's memory interface solution is specifically designed to augment the performance of ARM Cortex-A series processors, including the Cortex-A9 and Cortex-A15 MPCore processors, enabling the development of high-bandwidth, high-efficiency multicore systems. The controller and the PHY (40nm) have already been licensed by a number of major customers including LG Electronics.

The ARM CoreLink DMC-400 implements advanced memory scheduling to deliver an industry-leading memory utilization efficiency in excess of 90% across multiple memory channels, interfacing through a DFI 2.1-compliant PHY to DDR2, DDR3 or LPDDR2 DRAM products. The CoreLink DMC-400 is the first memory controller designed to integrate with the 4 ACE or AMBA3 AXI3 interfaces, sharing a system-wide QoS that guarantees bandwidth and latency contracts from processor though to external memory.

The Artisan PHY hard macro is a high-speed physical interface covering a broad range of DDR (double-data rate) applications ranging from high-speed mission critical to low-power memory sub-systems. This silicon-proven (40-nm) solution has been optimized for high data bandwidth, lowest power and enhanced signal-integrity features to enable support for a wide range of applications from high-end graphics, high-speed communications to low-power handheld. Incorporating a multi-row pad architecture for the smallest footprint, the PHY supports flip-chip and wirebond package options at 40nm.

Working with its Partners and as an active member of the JEDEC committee, ARM has ensured that its DMC microarchitecture is also fully scalable to future memory standards such as LPDDR3, Wide-IO, and DDR4.

Go to the ARM website to find additional information.

E-mail ARM for more information.

Read more about

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, embedded memory, memory controllers, ARM CoreLink, AMBA, on-chip interconnect,
600/33766 5/5/2011 1156 167
Designer's Mall

 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
and receive news, article, whitepaper, and product updates bi-weekly.


Verification Contortions

Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Real Talk

Drilling Down on the Internet of Things

Ramesh Dewangan
VP Product Strategy
Real Intent, Inc.

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
DSP Design
Analog Design
Digital Design
Mixed-Signal Design
RF Design
EDA Tool Development

IC Packaging
PCB Design
RTOS Development
RTL Design
SystemC Design
SystemVerilog Design
Verilog Design
VHDL Design

Post a Job
Only $100 for 30 days

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts


Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  0.65625