Page loading . . .

  
 Category: News: News Archive 2011: Friday, May 24, 2013
Open Low-Power Methodology Ushers in New Era of Low-Power Interoperability  
 Printer friendly
 E-Mail Item URL

June 2, 2011 -- The Silicon Integration Initiative, Inc. (Si2) has announced the contribution of key methodologies currently published in the CPF 2.0 Standard to the IEEE-1801 working group. This compilation of constructs is referred to as the Open Low-Power Methodology (OpenLPM), and is designed to greatly increase the degree of interoperability between the leading power intent format standards, the Common Power Format (CPF) from Si2 and the IEEE-1801 format. The technical contribution is from Si2's Low Power Coalition.

Background

Both Si2's CPF and IEEE 1801-2009 are well-established open power-intent format standards. Today, even though there are many similarities between 1801 and CPF, there are differences in the low-power methodologies embedded in the two standard formats which make interoperability challenging. These conflicting methodologies for low-power design are an industry-wide problem, impacting productivity and profitability. Methodology convergence is the key to enable mixed-vendor flows and is a pre-requisite for any future power format convergence. With the recent Si2 releases of the Interoperability Guide and advanced CPF 2.0 specification (both available at the Si2 website), CPF became more compatible with 1801-2009. However, to further close the methodology gap, there is a need to extend 1801 with production proven methodologies from CPF, hence the motivation behind the Si2 LPC contribution.

As an open-power-format standard, CPF has gained worldwide adoption with many hundreds of production proven tape outs over the past few years. Proven techniques, such as disjoint power domains and a formal hierarchical approach, are well adopted by industry. "At Qualcomm, we have been using CPF and found that formal hierarchical design-flow support, with both bottom-up and top-down capability, are critical to enable complex advanced low power designs," says Dr. Karim Arabi, Senior Director, Engineering, at Qualcomm. "We appreciate Si2 for facilitating a converged power intent methodology by contributing these key aspects of CPF to 1801. It will enable an equivalent and consistent methodology in the 1801 format."

"As an active member of both IEEE and Si2, LSI has knowledge of both standards and must use them together to support both internal and customer design flows," says J.C. Parker, Senior Director, Design Tools and Methodologies, LSI. "We're delighted to see Si2 and IEEE working toward defining a single methodology, such as power domain and supply set centric power intent specification that supports our needs."

"Multiple low-power design methodologies impose extra costs throughout the electronics design chain, exacerbating the already complex challenge of meeting increasingly demanding power specifications for electronic devices," says Dr. Sumit DasGupta, Senior Vice President of Engineering, Si2. "The contributed methodology of successive refinement, which retains a golden specification for IP integration and reuse are obviously important to IP suppliers. Enabling this consistent methodology across both standards will reduce costs to support customers, and reduce their costs to develop extremely complex low-power designs."

Availability

CPF 2.0 is available for download from the Si2 website.

Go to the Silicon Integration Initiative, Inc. (Si2) website to find additional information.

E-mail Silicon Integration Initiative, Inc. (Si2) for more information.

Read more about
Silicon Integration Initiative, Inc. (Si2)
on SOCcentral.com


Keywords: ASICs, ASIC design, custom IC design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, power analysis, power optimization, low power design, low-power design, Common Power Format, CPF, Silicon Integration Initiative (Si2),
600/33971 6/2/2011 743 114


Designer's Mall
0.453125



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  0.5820313