Page loading . . .

  
 Category: News: News Archive 2011: Saturday, May 18, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1628 Entries)
SiTime Introduces Highest Performance MEMS Oscillators for Telecom, Networking, Storage and Wireless Applications 

May 23, 2011 -- SiTime Corp. today introduced the SiT820X family of MEMS-based programmable oscillators for telecom, networking, storage and wireless applications. The SiT820X family consists of the SiT8208 and SiT8209 programmable oscill ... read more

Rohde & Schwarz and Synopsys Form Strategic Collaboration for LTE/LTE-Advanced Design Acceleration 

May 23, 2011 -- Synopsys, Inc. and Rohde & Schwarz, a premium supplier of test and measurement solutions to the wireless and cellular industry, today announced the formation of a strategic collaboration to accelerate the design and verifi ... read more

OneSpin Launches Comprehensive Solution for Automatic Metric-Driven Formal Assertion-Based Verification Coverage Analysis and Measurement 

May 23, 2011 -- OneSpin Solutions GmbH today announced Quantify MDV, the first formal metric-driven verification (MDV) solution that automatically and comprehensively analyzes and measures formal verification progress and quality in regis ... read more

University of Technology Dresden Selects MunEDA's WiCkeD Circuit Analysis Tool Suite 

May 23, 2011-- The Chair of Highly Parallel VLSI Systems and Neural Microelectronics at the University of Technology Dresden (TU Dresden) and MunEDA GmbH today announced that TU Dresden has licensed MunEDA's WiCkeD tool suite. TU Dresden ... read more

NetLogic Microsystems Launches Volume Production of IPv6 Knowledge-Based Processors 

May 23, 2011 -- NetLogic Microsystems, Inc. today announced volume production for its NL11k family of IPv6 knowledge-based processors for delivery to makers of next-generation IPv6 switches and routers. The first of over two dozen IPv6 s ... read more

Silicon Frontline Announces First Commercial 3D Hierarchical Extractor 

May 18, 2011 -- Silicon Frontline Technology, Inc. (SFT) announced today that it is introducing the industry's first commercial hierarchical 3D extractor, H3D, for post-layout verification. H3D offers hierarchical parasitic extraction, hi ... read more

ChipEstimate.com Launches First Third-Party IP Portal Localized for Japanese Design Community 

May 18, 2011 -- ChipEstimate.com today launched ChipEstimate.jp, a Japanese-language version of the world's largest IP and chip planning portal. ChipEstimate.jp allows Japanese IC designers to evaluate and explore third-party IP in their ... read more

ARM Upgrades Validation Methodology for Processor and System IP with Jasper 

May 18, 2011 -- Jasper Design Automation today announced that ARM has completed a deployment of Jasper technology and solutions that enhances the validation methodology for ARM AMBA protocol-based processor and system IP. The adoption en ... read more

ARM Announces Cortex-M System Design Kit 

May 17, 2011 -- ARM today announced the availability of the ARM Cortex-M System Design Kit (CMSDK), a system solution enabling Cortex-M processor licensees to get to silicon faster, reduce risk, and focus on differentiation. CMSDK is idea ... read more

InPA Systems and S2C Partner to Enhance Rapid Prototype Debug Flow Technology 

May 18, 2011 -- InPA Systems, Inc. and S2C, Inc. announced today that they have partnered for the development and testing of an integrated solution for high-speed, multi-FPGA debug. This technology is still in beta, but it is expec ... read more

Nominations for EDA Industry's Annual Phil Kaufman Award Open Through June 30 

May 18, 2011 -- Nominations are being accepted now through Thursday, June 30, for the Phil Kaufman Award for Distinguished Contributions to electronic design automation (EDA).

The award, to be presented at a dinner ceremony in O ... read more

SpringSoft's Verdi Improves Efficiency of VLSI Research and Development and Design Education at Japan's VDEC 

May 18, 2011 -- SpringSoft, Inc., today announced that the VLSI Design and Education Center (VDEC) will provide SpringSoft's Verdi Automated Debug System to national universities, public universities, private universities and colleges in ... read more

STARC Adopts Atrenta's Advanced RTL Power and Deep Submicron Test Solutions 

May 18, 2011 -- Atrenta, Inc. today announced the adoption of Atrenta's latest 4.5 release of its SpyGlass Power and DFT DSM solutions into version 5.0 of the STARCAD-CEL reference flow for RTL estimation, reduction and verification of lo ... read more

Vennsa Technologies Unveils OnPoint with Powerful Triage Engine, Enhanced Accuracy, Increased Capacity 

May 18, 2011 -- Vennsa Technologies, Inc. today announced immediate availability of OnPoint with Triage, along with a set of performance-driven features to enhance accuracy and increase capacity.

"Manual error localizati ... read more

Carbon Design Systems Adds ARM Cortex-A15 Models to Its IP Exchange Web Portal 

May 19, 2011 -- Carbon Design Systems, Inc. today announced the availability of 100% accurate models of ARM's Cortex-A15 processor on Carbon's IP Exchange web portal through its early access program.

Carbon is the first ... read more

Verific Unveils Perl Interface for its SystemVerilog, VHDL Front-End Solutions 

May 19, 2011 -- Verific Design Automation today unveiled a Perl interface to its industry-standard, IEEE-compliant SystemVerilog and VHDL parsers and elaborators. All 2,000 Verific's standard C++ application programming interfaces (APIs) ... read more

Jim Hogan and Paul McLellan Challenge EDA Industry to "Show Me the Money" 

May 18, 2011 -- Jim Hogan, noted EDA and IP investor, and Paul McLellan, industry pundit and editor-in-chief of DAC Knowledge Center will discuss the state and future of, and path to prosperity for EDA and IP industry. This se ... read more

IEEE's Council on EDA to Host DAC Lunch Presentation on "Truths and Myths of Embedded Computing" 

May 18, 2011 -- Shekhar Borkar, Director of Intel's Microprocessor Technology Lab, will present a talk during the 48th Design Automation Conference (DAC) titled, "Truths and Myths of Embedded Computing," as part of the IEEE Council on Electronic ... read more

IAR Systems Delivers Complete Starter Kit for Low-Power STM32L Family 

May 18, 2011 -- IAR Systems AB today announced a new kit for STMicroelectronics' ARM Cortex-M3 based STM32L family with all necessary hardware and software for evaluation and prototyping included. IAR KickStart Kit for S ... read more

Xilinx Establishes Expanded Communications Portfolio for 100G and Beyond Line-cards with Acquisition of Sarance Technologies 

May 17, 2011 -- Xilinx, Inc. today announced its acquisition of Sarance Technologies, Inc., completing its technology portfolio for addressing next-generation line card applications by adding premier connectivity communications cap ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  3.390625