Page loading . . .

  
 Category: News: News Archive 2012: Sunday, May 26, 2013
IC Manage Introduces Views Storage-Acceleration Software  
 Printer friendly
 E-Mail Item URL

May 15, 2012 -- IC Manage, Inc. has introduced its IC Manage Views storage-acceleration software, a version-aware, virtual file system that presents complete workspace views, while only transferring data on demand to a local file cache. IC Manage Views removes network transfer bottlenecks to accelerate EDA tool performance, achieve Zero-Time Sync (ZTS) for workspaces, and reduce storage utilization. IC Manage Views is 100% compatible with all storage technologies and works at both local and remote sites.

IC Manage Views unloads work from a central NAS filer, thereby removing the network bottleneck and accelerating its client's compute jobs. Designers and verification engineers are presented with a fully populated view of their files. When the engineer initiates a read operation, IC Manage Views will obtain the file from the local cache; if the file is not there, IC Manage Views fetches it from the GDP repository. When a designer saves data, IC Manage Views will write it to local or network storage.

IC Manage Views has none of the limitations associated with symbolic links, a common technique to reduce disk space usage. Designers maintain workspace file control and stability, with fine-grained security configurations independent of file system permissions. IC Manage Views has no manual management of network cache storage and number of versions.

Key features

  • Zero-Time Sync, a one Gbyte, 10,000 file workspace takes approximately one second to populate, allowing tools to run immediately.
  • Faster EDA tool performance utilizes local storage for reads, so design engineers get local speeds and avoid delays caused by network latency. Utilizing network storage for writes provides consistent data storage and access.
  • Drastically reduced total storage. IC Manage Views automatically rotates least recently used files to stay within workspace cache quotas, and handles cache recovery in the event of failures or errors.

"IC Manage Views gives design groups the flexibility to build workspaces anywhere and at any location, all at local speed, and avoid problems with disk space allocation," said Shiv Sikand, IC Manage Engineering Vice President. "IC Manage Views is scalable, so the savings increase with the number of users and the size of the databases."

Availability

IC Manage Views is available immediately on Linux. It is scheduled to be released on Windows before the end of 2012.



Go to the IC Manage, Inc. website to find additional information.

E-mail IC Manage, Inc. for more information.

Read more about
IC Manage, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design,FPGAs, field programmable gate arrays, FPGA design, PCB design, EDA, EDA tools, electronic design automation, IC Manage,
601/38468 5/15/2012 287 51


Designer's Mall
0.3901367



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.4677734