Page loading . . .

  
 Category: News: News Archive 2012: Sunday, April 19, 2015
ASTC and Tanner EDA Partner for EDA Development Tools and Services  
 Printer friendly
 E-Mail Item URL

May 30, 2012 -- Tanner EDA and the Australian Semiconductor Technology Co., Pty., Ltd. (ASTC) are collaborating to deliver analog / mixed-signal ASIC design services and solutions globally. ASTC, with its manufacturing partners, will deliver A/MS IP and custom ASIC turnkey design services with Tanner EDA tools and flows. ASTC has invested in IP enablement and infrastructure readiness with Tanner EDA tools and flows to deliver low-cost A/MS design-service solutions to its A/MS ASIC customers globally.

"Tanner EDA tools, flows and partnership enable the ASTC A/MS Design Services operation to offer new, lower-cost, design solutions to a new range of global customers and ASIC segments. Previously cost-prohibitive A/MS ASIC product ideas have now become feasible and profitable propositions both for our customers and for ASTC A/MS Design Services," said Jay Yantchev, CEO of ASTC.

Visit the Tanner EDA Booth #1126 at DAC2012.



Go to the Tanner EDA website to find additional information.

E-mail Tanner EDA for more information.

Read more about
Tanner EDA
and
Australian Semiconductor Technology Co., Pty., Ltd. (ASTC)
on SOCcentral.com


Keywords: ASICs, ASIC design, analog design, EDA, EDA tools, electronic design automation, mixed signal design, mixed-signal design, Tanner EDA, Australian Semiconductor Technology Co. (ASTC),
601/38576 5/30/2012 600 101
Designer's Mall
0.4375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Real Talk

P2415: The New Power Standard for Unified Hardware Abstraction


Graham Bell
VP Marketing
Real Intent

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.515625