Page loading . . .

  
 Category: News: News Archive 2012: Friday, October 31, 2014
Dennis Brophy to Receive Accellera Systems Initiative Leadership Award   Featured
 Printer friendly
 E-Mail Item URL

May 30, 2012 -- Accellera Systems Initiative announced today that Dennis Brophy is the first recipient of the Accellera Systems Initiative Leadership Award. The Award will be presented at the Design Automation Conference (DAC) during the Accellera Systems Initiative Luncheon event, June 6, 2012. The Award recognizes the vision, leadership and contribution to standards development, governance and promotional activities of the organization.

"Dennis has been very active in defining direction for Accellera's standards activities for more than two decades," remarked Shishpal Rawat, Accellera Systems Initiative chair. "As one of the longest-serving board members, Dennis has helped shape Accellera into the premier standards development organization for the EDA and IP industry."

"It is a great honor to be recognized by industry peers with whom I had the opportunity to collaborate," said Dennis Brophy, Director of Strategic Business Development at Mentor Graphics. "From the early days of VHDL and Verilog standardization efforts, we have come a long way to create broad range of design, verification and IP standards. I plan to continue contributing and collaborating on further strengthening Accellera Systems Initiative."

Long time participants in the standards community recognize Dennis' involvement in the VHDL Initiative towards ASIC Libraries (VITAL), Delay and Power Calculation System (DPCS), SystemVerilog, Unified Power Format (UPF), and Universal Verification Methodology (UVM). As a continuous board member for Accellera Systems Initiative and its predecessors, Dennis has guided the organization in deciding the right course of action to promote interoperability in design and verification flows through standards. He chaired Accellera for five years since its formation in 2000 through the merger of VHDL International (VI) and Open Verilog International (OVI).

Currently, Dennis serves as vice-chair of Accellera Systems Initiative and chairs a committee to unify the operating policies and procedures for the new organization formed by the merger of Accellera and Open SystemC Initiative (OSCI). Dennis also served on the board of directors and chaired the Promotions Group of OSCI. He is very active in the IEEE Standards Association (IEEE-SA) where he serves on the Board of Governors and chairs the Corporate Advisory Group. He is very influential in establishing and maintaining a close relationship between Accellera Systems Initiative and the IEEE-SA. Further information about Dennis' standards related activities can be found at www.accellera.org/about/awards/.

About Accellera Systems Initiative's Leadership Award

Accellera Systems Initiative established the Leadership Award in 2012 to recognize the contribution of an individual who has provided active leadership and contributed significantly in the vision of EDA and IP standards-development activities and the governance of Accellera Systems Initiative. A nominee can be anyone who has contributed to the leadership and vision of its standards. The Leadership Award complements the Technical Excellence Award which recognizes technical contribution towards development of the standard.



Go to the Accellera website to find additional information.

Read more about
Accellera
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, Accellera Systems Initiative
601/38584 5/30/2012 706 82
Designer's Mall
Thanksgiving countdown banner
0.5



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.5625