Page loading . . .

  
 Category: News: News Archive 2012: Wednesday, October 22, 2014
Analog Bits Unveils Integrated Sensor Macro Family  
 Printer friendly
 E-Mail Item URL

May 31, 2012 -- Analog Bits, Inc. today announced the immediate availability of a fully integrated sensor macro product line to monitor both on-chip temperature variation and voltage supply.

Temperature variation is a particularly acute problem below 65-nm process lithography as increased power density and ever-thinning wires induce electro-migration, product life, and reliability issues to the point of potentially causing system-on-chip (SOC) field failures.

Large die are especially susceptible to temperature and voltage variation, often requiring close, careful monitoring. Sensor IP enables SOCs to not only monitor, but also scale the workload and operating voltage to maintain chip temperature within a narrowly pre-defined range.

Analog Bits' Sensor IP is a highly integrated macro providing excellent precision in a fully integrated and easy-to-instantiate form-factor for any SOC. It consumes very little operational power and shows leakage power only when it completes temperature and voltage measurement.

The block includes all analog functions internally, leaving only a simple-to-use digital interface that works with standard power supplies. It uses regular transistors and requires no extra mask steps. The Sensor IP block is very compact, so it can be scattered or arrayed across the die with little area cost and can monitor die temperature variation on speed- and power-critical blocks such as integrated microprocessors.

Analog Bits will be at DAC Booth #2830



Go to the Analog Bits, Inc. website for details.

E-mail Analog Bits, Inc. for more information.

Read more about
Analog Bits, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, analog design, Sensor IP, intellectual property, cores, Analog Bits,
601/38586 5/31/2012 536 93
Designer's Mall
Halloween countdown banner
0.4375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.5