Page loading . . .

  
 Category: News: News Archive 2012: Tuesday, May 21, 2013
Atrenta Acquires NextOp Software  
 Printer friendly
 E-Mail Item URL

June 20, 2012 -- Atrenta Inc. today announced that it has acquired NextOp Software, Inc., a provider of assertion synthesis technology.

Atrenta's products focus on improving efficiency and reducing cost for the design of complex semiconductor IP and system-on-chip (SOC) devices while NextOp's products focus on improving efficiency and reducing cost for the functional verification of IPs and SOCs. The combination of both company’s products creates a more complete SoC Realization platform.

The acquisition of NextOp allows Atrenta to expand its SpyGlass register transfer level (RTL) platform to include functional verification. Utilizing patented static and formal analysis techniques, the SpyGlass platform currently provides RTL design efficiency improvements in the areas of linting, clock synchronization, power optimization, testability, timing constraints and physical routing congestion. The SpyGlass platform will now be expanded to include functional verification support using NextOp's patented dynamic assertion synthesis technology, resulting in verification efficiency improvements for semiconductor and consumer electronics developers.

"I've heard good things about NextOp's verification technology from some impressive customers. The combination of Atrenta's RTL design and NextOp's RTL verification technology will improve the entire SoC Realization process," said Jim Hogan, EDA industry veteran and private investor. "I'm also glad to see private/private acquisitions like this happening again after such a long dry spell. Atrenta could be leading a trend in renewed growth for the EDA sector."

"With the acquisition of Magma there has been renewed talk about a roll-up in the middle of the EDA community," said Gary Smith, founder and chief analyst for Gary Smith EDA. "The most obvious candidates are the RTL sign-off tool vendors, and the most talked about driver, of the roll-up, has been Atrenta. This could be the start of something big, and NextOp was an excellent place to start."

NextOp's BugScope assertion synthesis tool will be sold and supported by the combined Atrenta/ NextOp worldwide field organization. Dr. Yunshan Zhu will assume the role of Vice President, new technologies reporting to Dr. Ajoy Bose. Dr. Yuan Lu, co-founder and CTO of NextOp will assume the role of chief verification architect reporting to Dr. Zhu. Financial terms of the transaction were not disclosed.



Go to the Atrenta, Inc. website to find additional information.

E-mail Atrenta, Inc. for more information.

Read more about
Atrenta, Inc.
and
NextOp Software, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, Atrenta, NextOp Software,
601/38726 6/20/2012 277 52


Designer's Mall
0.46875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.515625