Page loading . . .

  
 Category: News: News Archive 2012: Thursday, May 23, 2013
TowerJazz Announces AEC-Q100 Automotive Qualification for Its 0.18-µm BCD Process  
 Printer friendly
 E-Mail Item URL

June 20, 2012 -- TowerJazz today announced its industry leading 0.18-µm Bipolar-CMOS-DMOS (BCD) process has been qualified to meet the certification requirements of the AEC-Q100 standard as defined by the Automotive Electronics Council (AEC). The AEC-Q100 system standard defines critical stress tests conducted for the purpose of qualifying an IC for automotive applications. TowerJazz attained AEC-Q100 qualification in cooperation with a Korean customer who serves as a supplier for a giant Korean automotive manufacturer.

"This latest milestone for TowerJazz is a formal recognition that our process platforms meet the rigorous quality and reliability standards required for automotive qualification," said TowerJazz CEO, Russell Ellwanger.

"Considering the direction of the Korean government and automotive manufacturers to localize the automotive semiconductor market, the AEC-Q100 qualification will enable us to serve the Korean automotive giants directly and indirectly through local Korean fabless companies," said Michael Song, TowerJazz Korea Country Manager. "In addition, it will bring more business opportunities to TowerJazz especially for power-management ICs including motor drive, LED drive, battery management and many others."



Go to the TowerJazz website to find additional information.

Read more about
TowerJazz
on SOCcentral.com


Keywords: ASICs, ASIC design, foundries, foundry services, BCD process technology, TowerJazz,
601/38740 6/20/2012 233 40


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.46875