Page loading . . .

  
 Category: News: News Archive 2012: Sunday, May 26, 2013
Synopsys Acquires Ciranova   Featured
 Printer friendly
 E-Mail Item URL

July 30, 2012 -- Synopsys, Inc. announced today that it has completed the acquisition of Ciranova, Inc., a privately company focused on delivering productivity improvements in custom IC design by reducing the time and effort needed to develop transistor-level layout on advanced nodes. Synopsys intends to utilize Ciranova's technology to accelerate advancements in its custom-IC design solutions.

"Adding Ciranova's technology and engineering talent to the Synopsys custom-IC solution team supports our goal to make continual gains in productivity for designers working on advanced custom IC designs," said Paul Lo, Senior Vice President and General Manager of Synopsys' Analog Mixed-Signal Group. "This acquisition creates an opportunity to deliver productivity gains by integrating Ciranova's Helix placer with Synopsys' custom design solution. Additionally, the combination of Synopsys and Ciranova, both founding members of the Interoperable PDK Libraries (IPL) Alliance, underscores Synopsys' commitment to enabling an interoperable Process Design Kit (iPDK) ecosystem. To ensure the long-term growth of the iPDK ecosystem, Synopsys will continue providing Ciranova's PyCell Studio and PyCell usage at no charge."

Posted by John Miklosz



Go to the Synopsys, Inc. website to find additional information.

E-mail Synopsys, Inc. for more information.

Read more about
Synopsys, Inc.
and
Ciranova, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, custom IC design, EDA, EDA tools, electronic design automation, Synopsys, Ciranova,
601/38900 7/30/2012 305 56


Designer's Mall
0.375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.4529724