Page loading . . .

  
 Category: News: News Archive 2012: Tuesday, June 18, 2013
The Portland Group Updates Its OpenCL Compiler for Multicore ARM  
 Printer friendly
 E-Mail Item URL

August 21, 2012 -- The Portland Group, Inc., a wholly-owned subsidiary of STMicroelectronics, today announced the release of PGCL 12.7. PGCL is the PGI OpenCL framework for multicore ARM-based SOCs, currently available on ST-Ericsson NovaThor platforms. PGCL includes a PGI OpenCL compiler for multicore ARM CPUs as a compute device and complements OpenCL for GPUs.

"This update to the PGI OpenCL compiler includes support for several new performance-oriented technologies along with basic debugging support, and reflects our continuing commitment to bring PGI compiler technologies developed in the high-performance computing (HPC) market to the ARM platform," said Douglas Miles, Director, The Portland Group.

New PGCL 12.7 features

  • Automatic vectorization for the ARM NEON general-purpose single-instruction multiple-data (SIMD) engine. NEON technology is a 128-bit SIMD architecture extension for ARM Cortex-A series CPUs designed to provide acceleration for multimedia and other data-processing intensive applications. NEON instructions perform packed SIMD processing on signed or unsigned 8-bit, 16-bit, 32-bit and 64-bit integer, or single-precision floating-point data types. PGCL now automatically generates NEON instructions for vectorizable loops contained in OpenCL kernel functions and which operate on these data types.
  • Native dynamic OpenCL kernel compilation is now the default on Android ARM devices, enabling deployment of dynamically compiled OpenCL kernels in production applications for mobile devices. The PGCL OpenCL dynamic compiler now recognizes optimization options including -fast (PGI’s default performance optimization option), -Msafeptr (enables optimization in the presence of pointers) and -Minfo (for displaying compiler optimization feedback to application developers).
  • Support for compiler "pragmas" for local control of optimizations within OpenCL source files. Optimizations that can be controlled on a loop or function basis include NEON/ SIMD vectorization, loop unrolling, dependence checking, safe-pointer declarations and other optimization options. Pragmas are programming language constructs added to source code by programmers to instruct a compiler to process the delineated code blocks in some special manner while maintaining full source-code portability to other compilers and platforms.
  • Support for debugging of OpenCL host code and statically-compiled OpenCL kernels on Android/ ARM devices using the gdb debugger or print statements.

About PGCL

PGCL is an OpenCL framework for compiling and running OpenCL 1.1 embedded-profile applications on the ST-Ericsson NovaThor U8500 and follow-on platforms using a single ARM core as the OpenCL host and multiple ARM cores as an OpenCL compute device. The PGI OpenCL framework runs on Linux/x86 compilation host platforms and is integrated with the Android NDK toolchain to generate binary executables for ST-Ericsson NovaThor platforms running the Android OS.

ST-Ericsson's NovaThor platforms fully integrate application engines, modems and connectivity chipsets that allow device manufacturers to quickly roll out advanced smartphones and tablets with advanced multimedia capabilities. The NovaThor platform is the first integrated smartphone platform to offer the latest SMP (symmetric multi-processing) dual-core technology in a high-performance, low-power and cost-optimized package, enabling an immersive multimedia experience for next-generation smartphones. Both cores are identical and can be used independently or combined as one processing engine.

About OpenCL

OpenCL is a programming model for heterogenous computing systems comprising CPUs, GPUs and other computing devices, and has been standardized by Khronos and adopted by a number of CPU and GPU manufacturers including Intel, AMD/ATI, NVIDIA and Imagination Technologies. PGCL is the first OpenCL compiler for Android targeting multicore ARM processors as an OpenCL compute device.

Availability and Pricing

PGI OpenCL targeting ST-Ericsson NovaThor platforms including code examples and sample Dalvik applications is freely available by registering on The Portland Group website.

Posted by: John Miklosz



Go to the The Portland Group, Inc. website to find additional information.

E-mail The Portland Group, Inc. for more information.

Read more about
The Portland Group, Inc.
on SOCcentral.com


Keywords: computer system design, general-purpose computers, special-purpose computers, embedded system design, embedded systems, ARM, IP, intellectual property, cores, microprocessors, MPUs, multicore processors, multi-core processors, EDA, EDA tools, electronic design automation, compilers, software development tools, Android, Portland Group, system-on-chip, SoC,
601/39014 8/21/2012 492 67
Designer's Mall
4th Of July countdown banner
0.4609375



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.5703125