Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2012: Wednesday, May 22, 2013
Design Industrial Systems on a Chip that Meet Stringent Global Safety Standards  
Publication: EE Times Industrial Control Designline
Contributor: Altera Corp.
 Printer friendly
 E-Mail Item URL

January 18, 2012 -- Industrial automation, transportation, smart grid, and many other industries require machinery and products to be safe and certified for functional safety. Flexibility and the incremental cost of safety can be a significant decision factor when developing machinery that must be compliant to worldwide safety standards.

Safety imposes new processes to machinery development as well as an increase in complexity for the electronics within these applications, typically resulting in significantly higher hardware costs and increased time to market. An industrial system on a chip can help engineers save up to 18 months of design time in achieving product certification according to IEC 61508. Having prequalified devices, such as FPGAs, means the designer benefits from the flexibility of FPGAs without having to worry about whether or not the parts can be used for safety applications.

By Christoph Fritsch. (Fritsch is a senior strategic marketing manager in Altera Corp.'s Industrial and Automotive Business Unit.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Industrial Control Designline website.

Read more about
Altera Corp.
on SOCcentral.com

Keywords: embedded system design, embedded systems, ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, Altera, EE Times Industrial Control Designline, system-on-chip, SoC,
602/37530 1/18/2012 653 109


Designer's Mall
0.15625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.602  0.296875