Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2012: Monday, May 20, 2013
2.5D ICs Are More than a Stepping Stone to 3D ICs  
Publication: EE Times Programmable Logic Designline
Contributor: Xilinx, Inc.
 Printer friendly
 E-Mail Item URL

March 27, 2012 -- 2.5D has marked advantages of capacity, performance, system space and overall system power consumption over traditional single-die implementations. 3D promises to have even more. 2.5D, as implemented by Xilinx in the Virtex-7 2000T device, places several die (what Xilinx calls "slices") side-by-side on a passive silicon interposer.

The vision of a 3D IC is truly promising, but some industry watchers believe the 2.5D market is perhaps being too easily dismissed as a stepping stone to true 3D design. 2.5D has the distinct advantage of being already here today for some companies, and leveraging it takes only minor adjustments to current design flows and seemingly the manufacturing chain.

By Mike Santarini. (Santarini is with Xilinx, Inc.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Programmable Logic Designline website.

Read more about
Xilinx, Inc.
on SOCcentral.com

Keywords: FPGAs, field programmable gate arrays, FPGA design, 3D ICs, 3D chips, stacked ICs, packages, packaging, Xilinx, EE Times Programmable Logic Designline
602/38187 3/27/2012 1147 85


Designer's Mall
0.1523438



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.602  0.234375