May 14, 2012 -- In this article, we describe the design flow, architecture and implementation of our 3D multiprocessor with NoC. The design based on 16 processors communicating using a 4x2x2 mesh NoC spread on two tiers is discussed in detail and will be fabricated using Tezzaron technology with 130-nm Global Foundaries low-power standard library.
The purpose of this work is to accurately measure NoC performances in real 3D chip when running mobile multimedia applications to evaluate the impact of 3D architecture compared to 2D.
By D. Houzet, M.H. Jabbar and O. Hammami.
This brief introduction has been excerpted from the original copyrighted article.
