Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2012: Wednesday, June 19, 2013
Understanding DDR SDRAM Timing Parameters  
Publication: EE Times Memory Designline
Contributor: Freescale Semiconductor, Inc.
 Printer friendly
 E-Mail Item URL

June 25, 2012 -- Many engineers who have ever dealt with DDR SDRAM must have been intrigued by the various timing parameters of the DRAM. This article explains the various timing parameters and its impact on the performance of the DRAM. To begin with, let's first understand how different DDRs are rated or classified.

If we want to buy a DDR module from market, we have to consider many parameters like size, speed, timing specs, brand, etc. So, we have many options to choose from. To have a better understanding of these ratings, let's see how these are presented to the buyers.

 

By Deepak Kumar, Sumit Varshney, Sunaina Srivastava, and Swapnil Tiwari. (The authors are all with Freescale Semiconductor, Inc.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Memory Designline website.

Read more about
Freescale Semiconductor, Inc.
on SOCcentral.com

Keywords: computer system design, general-purpose computers, special-purpose computers, embedded system design, embedded systems, embedded memory, Freescale Semiconductor, EE Times Memory Designline
602/38799 6/25/2012 402 80
Designer's Mall
4th Of July countdown banner
0.15625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.602  0.234375