Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2012: Tuesday, May 21, 2013
Developing High-Frequency Integrated Circuits for Test and Measurement  
Publication: EDN Magazine
Contributor: Cadence Design Systems, Inc.
 Printer friendly
 E-Mail Item URL

July 19, 2012 -- As a vendor for high-end test and measurement solutions used in mobile radios and radio communication, Rohde & Schwarz depends on the availability of proprietary ASICs delivering key functionality and performance. The IC design engineers at Rohde & Schwarz make extensive use of an Accelerated Parallel Simulator (Virtuoso-APS) package to efficiently perform the complex simulations required to meet the demanding specifications of their high-frequency circuits.

The development of high-frequency circuits is very demanding, in multiple dimensions; not least, in order to meet tight time-to-market schedules, the use of efficient development systems is a must. Rohde & Schwarz' application of this circuit simulator provides the company's engineers with a number of unique features that allow them to obtain results in a very efficient way.

By Christian Lohner. (Lohner is Sales Technical Leader-AE, Cadence Design Systems,Inc., Munich.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Read more about
Cadence Design Systems, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, RF design, microwave design, EDA, EDA tools, electronic design automation, circuit simulation, Cadence Design Systems, EDN Magazine
602/38878 7/19/2012 495 103


Designer's Mall
0.15625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.602  0.21875