Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2012: Saturday, May 25, 2013
Design, Simulation and Measurement Automation: The Missing Link  
Publication: Electronic Products & Technology (EP&T)
Contributor: Agilent EEsof EDA
 Printer friendly
 E-Mail Item URL

August 10, 2012 -- Modern measurement is today a far cry from its humble beginnings defined by such notable accomplishments as the cathode-ray-tube-based oscilloscope and a resistance-capacity audio oscillator built in a Palo Alto garage. Since that time, measurement has evolved to more accurately address the needs of the electronics industry.

The popularity of computer-aided engineering (CAE) in the 1980s, utilizing early "personal computers," furthered the evolution. By integrating CAE with measurement systems, designers were able to produce substantially more-accurate device-simulation models. This accuracy proved crucial to delivering the productivity gains required by industry. Today though, the increasingly complex nature of modern defense- and commercial communications-based designs is forcing a new evolution: The marrying of both electronic design automation (EDA) tools and processes with measurement for system-level design and verification.

By P.K. Lam. (Lam is EEsof territory manager, Agilent Technologies Canada.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronic Products & Technology (EP&T) website.

Read more about
Agilent EEsof EDA
on SOCcentral.com

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, simulation, simulators, Electronic Products & Technology (EP&T), Agilent EEsof EDA
602/38945 8/10/2012 557 100


Designer's Mall
0.171875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.602  0.234375