Page loading . . .

 Category: News: News Archive 2013: Saturday, April 18, 2015
Cadence Introduces the Tempus Timing Sign-off Solution  
 Printer friendly
 E-Mail Item URL

May 20, 2013 -- In a move to ease and speed the development of complex ICs, Cadence Design Systems, Inc. today introduced the Tempus Timing Sign-off Solution, a new static timing-analysis and -closure tool designed to enable system-on-chip (SOC) developers to speed timing closure and move chip designs to fabrication quickly. The Tempus Timing Sign-off Solution represents a new approach to timing sign-off tools that enables designers to shrink timing sign-off closure and analysis for faster tape-out while producing designs with less pessimism, area and power consumption.

The new capabilities introduced in the Tempus Timing Sign-off Solution include:

  • A massively distributed parallel timing engine which can scale to utilize up to hundreds of CPUs.
  • Parallel architecture enables the Tempus Timing Sign-off Solution to analyze designs in the hundreds of millions of instances without compromising accuracy.
  • A new path-based analysis engine that leverages multi-core processing to reduce pessimism. The Tempus Timing Signoff Solution enables broader use of path-based analysis than other solutions.
  • Multi-mode, multi-corner (MMMC) analysis and physically-aware timing closure that leverages multi-threaded and distributed timing analysis.

"Today, the time spent in timing closure and sign-off is approaching 40 percent of the overall design implementation flow. Traditional sign-off flows have failed to keep pace with the increasing demands of achieving timing closure on complex designs," observed Anirudh Devgan, Corporate Vice President, Silicon Sign-off and Verification, Silicon Realization Group at Cadence. "The Tempus Timing Sign-off Solution represents a significant advancement in timing sign-off tool innovation and performance, leveraging multi-processing and ECO features to achieve sign-off faster than with traditional flows."


The Tempus Timing Sign-off Solution is expected to be available in the third quarter of 2013.

Cadence plans to showcase the tool's advanced capabilities at DAC, June 3-5, 2013 in Austin, Texas.

Posted by: John Miklosz

Go to the Cadence Design Systems, Inc. website to find additional information.

Read more about
Cadence Design Systems, Inc.

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, timing analysis, timing optimization, timing closure, Cadence Design Systems, Tempus Timing Sign-off
608/40593 5/20/2013 1708 152
Designer's Mall

 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
and receive news, article, whitepaper, and product updates bi-weekly.


Verification Contortions

Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Real Talk

P2415: The New Power Standard for Unified Hardware Abstraction

Graham Bell
VP Marketing
Real Intent

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts


Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.608  0.5310059