Page loading . . .

  
 Category: News: News Archive 2014: Wednesday, October 01, 2014
Mikron Licenses Cadence Physical Verification System and QRC Extraction Solutions for 90-nm IC Design Flow  
 Printer friendly
 E-Mail Item URL

March 17, 2014 -- Cadence Design Systems, Inc. and JSC Mikron, the largest manufacturer and exporter of microelectronics and RFIDs in Russia and CIS (Community of Independent States), announced today that Mikron has licensed Cadence Physical Verification System (PVS) and Cadence QRC Extraction to be used in Mikron's basic 90-nm IC design flow.

By leveraging Cadence tools and providing other independent design centers with Cadence solutions, Mikron expects to lower the development costs of new generations of ICs.

"EDA tools from Cadence significantly extend our capabilities in the area of IC design services and help us design new generations of ICs," said Nikolay Shelepin, Deputy Director of Mikron's Science Department. "Now, we provide a complete IC design flow using the most-advanced design tools which include additional technological options to the basic technologies."

About the Mikron Group

The Mikron Group is part of industrial holding "RTI systems" and the largest manufacturer and exporter of microelectronics in Russia and CIS. The group is headed by JSC Mikron, a plant with half a century's history, the technological leader of Russian semiconductor industry. JSC Mikron performs scientific research, development, production and sale of integrated circuits, including for export

Posted by: John Miklosz



Go to the Cadence Design Systems, Inc. website to find additional information.

Read more about
Cadence Design Systems, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, physical design, parasitics, parasitic extraction, Cadence Design Systems
634/42052 3/17/2014 237 44
Designer's Mall
Halloween countdown banner
0.4379883



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.634  0.5151367