Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 18, 2013
Survey Shows "Hidden" Market for ESL and FPGAs   Featured
 Printer friendly
 E-Mail Item URL

August 31, 2005 -- Celoxica, Ltd. has published the results of the second annual worldwide design trends survey, conducted by Electronics Weekly and Celoxica. The results, revealed not only a significant planned increase in ESL methodology adoption, but demonstrated that much of the true market for ESL tools is "hidden" from much of the analysis of the market. The survey showed more than 40 percent of the market is outside the realm of hardware and semiconductor design, none of which are regularly polled by traditional analysis.

In this year's survey, open to the design community for two months between mid May and mid July 2005, 723 designers responded to more than 30 questions about current and future design activity.

Headlining the survey, 58 percent of designers recorded intent to increase their use of ESL design, with SystemC usage set to increase three-fold in next design projects. In 2006, 20 percent of FPGA designs will exceed five million gates and more than two-thirds of designers will use FPGAs coupled to an embedded processor, off-chip processor or DSP. FPGA based prototyping maintains its critical role in ASIC development, with 69 percent of ASIC designers reporting usage. FPGA designs with clock frequencies above 500Mhz are set to treble in 2006, though this figure is still well down on 500Mhz and >750Mhz ASIC design numbers.

Interestingly, the survey pointed out the growing use of FPGA and ESL by users not traditionally responsible for hardware design. Over 50% of algorithm developers reported using FPGA devices in their end products, and production FPGA usage was also high among systems and software engineers. This same group also reported the highest intent to use ESL tools in their next design projects.

"The survey confirms our experience that ESL design and programmable silicon are pushing the boundaries of EDA growth," said Jeff Jussel, vice president of marketing for Celoxica. "We are seeing adoption of ESL design acceleration across the board. Increasing size, complexity and the use of multiple HW and SW components and SoC in new designs mean that trend will continue."

The survey results also gave rise to issues that the design community and EDA vendors need to tackle. A massive 86 percent of designers reported no training in ESL design languages and nearly a quarter cited education and training as a key issue in encouraging ESL adoption.

Comprehensive survey results and analysis can be downloaded from the Celoxica website.

Go to the Celoxica, Ltd. website for details.

E-mail Celoxica, Ltd. for more information.

Read more about
Celoxica, Ltd.
on SOCcentral.com


Keywords: Celoxica, electronic system level design, ESL, FPGAs,
199/15866 8/31/2005 3394 710


Designer's Mall
0.375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875