Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
Vector Graphics Spec Zooms in on Wireless  
Publication: Electronic Engineering Times (EE Times)
Contributor: Texas Instruments, Inc. (TI)
 Printer friendly
 E-Mail Item URL

August 8, 2003 -- Although Mobile Scalable Vector Graphics is just a few years old, several promising applications have already emerged. Developed by the World Wide Web Consortium (W3C), the standard for describing vector graphics in Extensible Markup Language was recently ratified as a "shall support"-a mandatory feature for future wireless devices supporting multimedia message service (MMS) messages. Now, with its de facto standardization, Mobile SVG is poised to make 2.5G and third-generation MMS messaging content a reality.

By Jeff Wender and Donna Ronayne. (Wender is Omap marketing manager for Texas Instruments, Inc.; Ronayne is vice president of business development at BitFlash Corp.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronic Engineering Times (EE Times) website.
 Please click here to let us know if the above link is broken!

Read more about
Texas Instruments, Inc. (TI)
on SOCcentral.com

Keywords: Electronic Engineering Times (EE Times), Texas Instruments
568/3147 8/8/2003 1406 498
Designer's Mall
0.140625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.21875