Page loading . . .

  
 You are at: The item(s) you requested.Monday, February 08, 2010
Process Shrinks Alone Won't Cut It  
Publication: Electronic Engineering Times (EE Times)
Contributor: Texas Instruments, Inc. (TI)
 Printer friendly
 E-Mail Item URL

January 15, 2004 -- Many product road maps show process migration years down the road as a fait accompli. A process shrink alone, however, will not enable developers to keep pace with Moore's Law. Running a longer pipeline 40 percent faster will not result in a 40 percent increase in performance unless changes are made to the internal architecture to handle data and processing more efficiently.

By Ray Simar. (Ray Simar is chief architect at Texas Instruments, Inc.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronic Engineering Times (EE Times) website.
 Please click here to let us know if the above link is broken!

Read more about
Texas Instruments, Inc. (TI)
on SOCcentral.com

Keywords: Electronic Engineering Times (EE Times), Texas Instruments, process technology,
564/4092 1/15/2004 1584 536
Designer's Mall



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Odd Parity

Fun Under the T.A.R.P.


Mike Donlin
The Write Solution

Odd Parity Archive


SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog


Special Topics/Feature Articles
New 3D Integrated Circuits New
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
On-Chip Interconnect
Low-Power Design
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
New Timing Analysis & Closure New
Transaction Level Modeling (TLM)
Verilog
VHDL


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2009  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308 Skype: john_miklosz
1  Execution time: less than 1 second(s)