Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
OneSpin Enhanced 360 Module Verifier Delivers Complete Multi-Configuration IP Verification Solution  
 Printer friendly
 E-Mail Item URL

May 14, 2007 -- OneSpin Solutions GmbH today announced the enhancement of its flagship OneSpin 360 Module Verifier (360MV) has led to the first complete, one-shot verification solution for configurable intellectual property (IP) components. The solution simultaneously verifies multiple configurations that can be generated from a configurable IP, significantly reducing the time, effort and cost incurred by multiple, individual verifications, each of which constitutes a major verification challenge in and of itself. The enhanced 360 MV supports the verification of IP with configurable functionality, such as optional memory-management units, or configurable synchronous or asynchronous FIFO implementations, and configurable dimensions, such as configurable bus-widths, FIFO depths, or register counts.

In contrast to simulation and assertion-based verification approaches, OneSpin 360 MV performs an efficient, complete, one-shot verification of multiple configurations, ensuring that each individual configuration functions error-free. The enhanced 360 MV thus eliminates the necessity to instantiate multiple configurations and verify them individually.

Peter Feist, OneSpin's President and CEO, said, "Formal functional verification used to be a niche technology to increase the quality of a few critical components, and it required significant effort by personnel with advanced skills. Our product enhancements combine the highest achievable verification quality with superior productivity and ease-of-use, transforming formal functional verification into a broadly applicable, efficient and robust engineering practice. The simultaneous verification of multiple IP configurations is the next step in our mission to reduce designers' verification effort and increase their verification productivity."

OneSpin's 360 MV EDA verification solution efficiently achieves error-free functional operation and true functional sign-off for a broad range of modules and IP, such as peripherals, processors and sub-systems of up to a few hundred thousand lines of RTL code. It delivers a high, predictable verification productivity of 2,000 to 4,000 lines of fully verified code per engineer-month. 360 MV deploys a comprehensive, customer-proven methodology that guides engineers from verification planning to the final, documented functional sign-off. Unlike other functional verification approaches, 360 MV performs a completeness analysis that automatically detects and locates verification gaps, enabling the verification team to close them. Completeness analysis provides an objective, automatically-checked verification termination criterion, which certifies 100% input scenario coverage and 100% output behavior coverage.

Go to the OneSpin Solutions GmbH website to find additional information.
 Please click here to let us know if the above link is broken!

E-mail OneSpin Solutions GmbH for more information.

Read more about
OneSpin Solutions GmbH
on SOCcentral.com


Keywords: OneSpin Solutions, functional verification, IP, intellectual property, cores, EDA tools, DAC2007,
571/22692 5/14/2007 1322 305
Designer's Mall
0.359375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4375