Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
Magma and TOOL Integrate Quartz DRC, Quartz LVS and LAVIS to Speed Physical Verification and Debugging  
 Printer friendly
 E-Mail Item URL

January 22, 2007 -- Magma Design Automation, Inc. and TOOL Corp. have announced the integration of Magma's Quartz DRC and Quartz LVS physical verification solution and TOOL's LAVIS layout visualization platform. Through an easy-to-use GUI, these high-performance, high-capacity tools speed physical verification and debug, accelerate turnaround time and reduce development costs of very large nanometer IC designs.

Quartz DRC and Quartz LVS provide fully scalable physical verification with distributed processing, enabling physical verification of entire multimillion-gate chips in 2 hours. LAVIS, capable of handling very large designs, provides a fast visual platform for reviewing verification results. Identified errors can be organized into cell or error type, letting users debug them sequentially by viewing them quickly and conveniently on LAVIS. There is no need to wait until DRC jobs complete. Moreover, because LAVIS allows editing a small portion of a large amount of data, users can also fix errors while checking identified errors in the same environment. "

Design complexity increases substantially at 65, 45 and 32 nanometers, and with traditional solutions, physical verification is extremely time consuming at those geometries," said John Lee, General Manager of Magma's Physical Verification Business Unit. "Quartz DRC, Quartz LVS and LAVIS share speed and capacity advantages over other solutions, providing dramatic acceleration of physical verification, debugging of multimillion-gate designs and significant reduction of turnaround time and costs."

About Quartz DRC, Quartz LVS, and LAVIS

Quartz DRC and Quartz LVS are fully scalable physical verification solutions. Leveraging a unique architecture and advanced modeling capabilities, these products allow affordable massively distributed processing of DRC and LVS comparison and integrate inherent DFM knowledge into physical verification. According to Magma, with this technology virtually any design can be physically verified in 2 hours.

LAVIS is a layout visualization platform that supports fast, large data display and multiple file formats. Its fast displaying and memory saving technology reduce large data load and display time. Various design data, including GDSII and E-beam formats, are supported. Easy integration into other tools allows LAVIS to be used as a "standard layout platform" in a wide range of flows including design, verification, mask data preparation, inspection and failure analysis.

Go to the Magma Design Automation, Inc. website to find additional information.
 Please click here to let us know if the above link is broken!

E-mail Magma Design Automation, Inc. for more information.

Read more about
Magma Design Automation, Inc.
and
TOOL Corp.
on SOCcentral.com


Keywords: Magma Design Automation, TOOL, Quartz DRC, Quartz LVS, LAVIS, physical verification, layout visualization, EDA tools,
571/21488 1/22/2007 1400 207
Designer's Mall
0.453125



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.5