Page loading . . .

 You are at: The item(s) you requested.Tuesday, September 02, 2014
Virage Logic Adopts Runtime’s Flowtracer/NC to Optimize Network Computing Resources  
 Printer friendly
 E-Mail Item URL

February 26, 2007 – Runtime Design Automation today announced that Virage Logic Corp. has adopted Runtime’s Flowtracer/NC flow queuing system to optimize its worldwide network computing resources that provide a platform for the development of its next-generation embedded memory and logic intellectual property (IP) products. Virage Logic’s global research and development (R&D) centers have already begun using the Runtime tool as part of the Virage Logic unified design network.

Choon-Hoe Yeoh, Director of Computer Aided Design for Virage Logic, stated, "Runtime’s Flowtracer/NC has enabled us to optimize our queuing system for our next generation development. Coordinating the network queuing for multiple sites around the world can be a challenge but Runtime’s Flowtracer/NC enabled us to minimize latency in job queuing while providing simultaneous, real time queuing. We also were able to significantly optimize our license usage through Flowtracer/NC."

Yeoh, continued, "“Virage Logic’s global R&D centers mean that we have designers working 24/7 and with the deployment of Flowtracer/NC, we have been able to reduce our development time. Runtime’s customer support has also provided us with prompt service and has moved very quickly to address any problems we encountered."

Go to the Runtime Design Automation website to find additional information.

E-mail Runtime Design Automation for more information.

Read more about
Runtime Design Automation
Virage Logic Corp.

Keywords: Runtime Design Automation, Virage Logic, IP, intellectual property, cores, design collaboration, EDA tools,
571/21834 2/26/2007 2639 347
Designer's Mall
Halloween countdown banner

Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
and receive news, article, whitepaper, and product updates bi-weekly.


Progressive Static Verification Leads to Earlier and Faster Timing Sign-off

Graham Bell
VP of Marketing,
Real Intent

Odd Parity

Summertime and the Leavin' Ain't Easy

Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
IC Packaging

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Design Center
Whitepapers & App Notes
Live and Archived Webcasts


Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.5319824