Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, August 27, 2014
Dream Chip Technologies Becomes Tensilica System-on-Chip Design Center Partner  
 Printer friendly
 E-Mail Item URL

July 12, 2011 -- Tensilica, Inc. today announced that Dream Chip Technologies GmbH (DCT) has joined Tensilica's Xtensions partner network and become an authorized design center. As a Tensilica Xtensions partner, DCT will support customers on Tensilica's processor IP (intellectual property) cores, particularly for complex multimedia designs. DCT's engineers have extensive experience using Tensilica's processors in SOC (system-on-chip) designs.

"Programmable designs have become more and more popular in the industry and Tensilica is offering the processor flexibility that customers require, complemented by an excellent tool chain," according to Peter Schaper, CEO of DCT.

Go to the Tensilica, Inc. website to find additional information.

E-mail Tensilica, Inc. for more information.

Read more about
Tensilica, Inc.
and
Dream Chip Technologies GmbH
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, microprocessors, MPUs, DSP, digital signal processing, digital signal processors, Tensilica, Xtensa, Dream Chip Technologies,
600/34254 7/12/2011 792 109
Designer's Mall
Labor Day countdown banner
0.453125



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Progressive Static Verification Leads to Earlier and Faster Timing Sign-off


Graham Bell
VP of Marketing,
Real Intent

Odd Parity

Summertime and the Leavin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.53125