SOCcentral: Duolog Announces Socrates Bitwise 1.11.0 Product Release (Duolog Technologies 34290)

You are at: The item(s) you requested.

Sunday, May 19, 2013

Duolog Announces Socrates Bitwise 1.11.0 Product Release

Printer friendly

E-Mail Item URL

July 18, 2011 -- Duolog Technologies has announced the latest release of its tool. Bitwise manages the HW/SW register, memory-map and interface definitions for IPs, subsystems or SOCs and provides a single-source specification for register and memory-map information. Bitwise is a fully interoperable solution that supports current and emerging standards such as TLM2.0, IP-XACT and UVM.

Bitwise 1.11.0 Release features include:

IP-XACT 1.5 (IEEE1685-2009) import and export.
UVM 1.0 register package generator.
Auto-generation of OpenCores I2C slave interface.
Bus/ abstraction definition linking.
Python and Perl generator support.
ARM Cortex CMSIS (device.h) generator.
Excel and CSV import and CSV generation.

Go to the Duolog Technologies website to find additional information.

E-mail Duolog Technologies for more information.

Read more about
Duolog Technologies
on SOCcentral.com

Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, Duolog Technologies, Socrates Bitwise register management, IP, intellectual property, cores, system-on-chip, SoC,

600/34290 7/18/2011 596 91

Designer's Mall

0.390625

Search site for:
Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP

Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship

Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!

Mike Donlin
The Write Solution
Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL

Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search
SOC Design ASIC Design ASIC Verification FPGA Design CPLD Design PCB Design DSP Design RTOS Development Digital Design	Analog Design Mixed-Signal Design DFT DFM IC Packaging VHDL Verilog SystemC SystemVerilog