Page loading . . .

  
 You are at: The item(s) you requested.Friday, October 24, 2014
Duolog Announces Socrates Bitwise 1.11.0 Product Release  
 Printer friendly
 E-Mail Item URL

July 18, 2011 -- Duolog Technologies has announced the latest release of its tool. Bitwise manages the HW/SW register, memory-map and interface definitions for IPs, subsystems or SOCs and provides a single-source specification for register and memory-map information. Bitwise is a fully interoperable solution that supports current and emerging standards such as TLM2.0, IP-XACT and UVM.

Bitwise 1.11.0 Release features include:
  • IP-XACT 1.5 (IEEE1685-2009) import and export.
  • UVM 1.0 register package generator.
  • Auto-generation of OpenCores I2C slave interface.
  • Bus/ abstraction definition linking.
  • Python and Perl generator support.
  • ARM Cortex CMSIS (device.h) generator.
  • Excel and CSV import and CSV generation.


Go to the Duolog Technologies website to find additional information.

E-mail Duolog Technologies for more information.

Read more about
Duolog Technologies
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, Duolog Technologies, Socrates Bitwise register management, IP, intellectual property, cores, system-on-chip, SoC,
600/34290 7/18/2011 738 123
Designer's Mall
Halloween countdown banner
0.484375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.546875