Page loading . . .

  
 You are at: The item(s) you requested.Thursday, October 23, 2014
Arteris FlexNoc Interconnect IP Selected by Toshiba for SOC Deployment  
 Printer friendly
 E-Mail Item URL

July 19, 2011 -- Arteris today announced that Corp. has selected Arteris FlexNoC interconnect IP for use in its system-on-chip (SOC) products.

"Arteris FlexNoC network-on-chip fabric IP will enhance the productivity for our next-generation LSIs. We will be able to turn around design changes faster and increase our designs' performance as a result of using the Arteris FlexNoC IP," said Yukihiro Urakawa, Senior Manager, Logic LSI Design Department, Logic LSI Division of Semiconductor & Storage Products Company, Toshiba. "As a result of our thorough evaluation, we know the Arteris FlexNoC interconnect IP will help us shorten development schedules and increase product performance, while simultaneously decreasing costs due to back-end wire-routing congestion and timing-closure issues."

Go to the Arteris SA website to find additional information.

E-mail Arteris SA for more information.

Read more about
Arteris SA
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, network-on-chip, NoC, on-chip interconnect, Arteris, Toshiba, system-on-chip, SoC,
600/34307 7/19/2011 950 109
Designer's Mall
Halloween countdown banner
0.46875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.53125