Page loading . . .

 You are at: The item(s) you requested.Tuesday, October 25, 2016
ARM Releases Fast Models v6.1  
 Printer friendly
 E-Mail Item URL

July 25, 2011 -- ARM has announced the release of the Fast Models v6.1, which adds support for the Cortex-A15 and Cortex-R5 cores along with updates to the ARMv7-A Architecture Envelope Model (AEMv7), providing access to high performance Programmer's View (PV) models for the latest ARM IP.

Fast Models v6.1 adds enhanced features for Exported Virtual Subsystems (EVS) for improved integration with EDA solutions, 64-bit support for Linux and Windows hosts, and support for Windows 7.

Fast Models deliver a comprehensive portfolio of models for ARM cores, system IP and peripherals enabling the development of ARM processor-based virtual platforms. Through the SystemC export capabilities (EVS) Fast Models integrate with industry standard ESL solutions from Cadence, Carbon, Mentor and Synopsys. These integrations enable the use of the Fast Models in a range of tasks such as hardware/ software co-verification and system analysis.


Fast Models v6.1 is available now for download.

Go to the ARM website to find additional information.

E-mail ARM for more information.

Read more about

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, microcontrollers, MCUs, microprocessors, MPUs, models, modeling, ARM,
600/34346 7/25/2011 983 154
Designer's Mall

Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
and receive news, article, whitepaper, and product updates bi-weekly.


Verification Contortions

Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Real Talk

Drilling Down on the Internet of Things

Ramesh Dewangan
VP Product Strategy
Real Intent, Inc.

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
DSP Design
Analog Design
Digital Design
Mixed-Signal Design
RF Design
EDA Tool Development

IC Packaging
PCB Design
RTOS Development
RTL Design
SystemC Design
SystemVerilog Design
Verilog Design
VHDL Design

Post a Job
Only $100 for 30 days

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts


Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.65625