| Lauterbach TRACE32 Supports MIPS32 M14K Core Family | | |
August 2, 2011 -- MIPS Technologies, Inc. and Lauterbach GmbH have announced that TRACE32 debuggers from Lauterbach now support the MIPS32 M14K and M14Kc processor cores. M14K cores leverage advanced code compression technology to deliver high performance of 1.5DMIPS/MHz while reducing code size by up to 35%, translating to significant silicon cost savings. This announcement builds on Lauterbach's already extensive support for the MIPS architecture — including the MIPS32 M4K core — now bringing the mature, high-end TRACE32 debugging solution to the M14K core family.
"Lauterbach has worked with MIPS Technologies for many years in support of its architectures and cores. With TRACE32, the many developers who are creating products around MIPS have access to a full range of debug functionality, from bootstrap code to interrupt routines and drivers," said Norbert Weiss, International Sales and Marketing Manager at Lauterbach.
With its TRACE32 debugger products, Lauterbach provides development tool support for the MIPS32 architecture and cores, as well as the MIPS64 architecture.
About the MIPS32 M14K core family with microMIPS ISA
The M14K core family is the first to incorporate the microMIPS code-compression instruction set architecture (ISA). microMIPS offers uncompromised 32-bit performance with exceptional code density by using an optimal combination of 16- and 32-bit instructions. Executing the microMIPS ISA achieves 98% of the performance with a 35% reduction in code size relative to MIPS32-only mode. The M14K core offers advanced features that are optimized for microcontroller and real-time embedded applications. The M14Kc core is a high-performance, compact, low-power design that delivers a superior solution for cost-sensitive embedded applications such as home entertainment, personal entertainment and home networking.
Go to the Lauterbach GmbH website to find additional information.
| E-mail Lauterbach GmbH for more information.
Read more about Lauterbach GmbH and MIPS Technologies, Inc. on SOCcentral.com |
| Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, microprocessors, MPUs, EDA, EDA tools, electronic design automation, debug, debugging, MIPS Technologies, Lauterbach,
| | 600/34387 8/2/2011 702 85 | |
|
|
|
| | 0.375 |
|
|
| Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054 | |
|
| | |
|
|
Subscribe to SOCcentral's SOC Explorer Newsletter and receive news, article, whitepaper, and product updates bi-weekly.
|
|
|
Exec Viewpoint
Maximizing the Value of Your Internal IP
 Warren Savage CEO, IPextreme
|
|
Exec Viewpoint
Yes, Virginia, There Is a Stitch-and-Ship
 Dave Johnson VP of Sales Breker Verification
|
|
|
|
Barbara's Bytes
So, Just What Is ESL
 Barbara Tuck Senior Editor, SOCcentral
|
|
|
|
|
|
|
|
| Design Center |
| Whitepapers & App Notes |
|
|
|
|
|
| Live and Archived Webcasts |
|
|
|
|
|
| Newsletters |
|
|
|
|
|
|
About SOCcentral.com
Sponsorship/Advertising Information
|
|
|