Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 18, 2013
ZiiLABS Selects S3 Group's High-Performance Video DAC for HD TV Output  
 Printer friendly
 E-Mail Item URL

August 22, 2011 -- S3 Group (formerly Silicon & Software Systems)today announced that ZiiLABS Pte., Ltd. licensed its mixed-signal IP for its ZMS-20 and ZMS-40 media-rich applications processors. S3 Group delivered a high-performance Video DAC from its portfolio.

"Our latest ZMS processors combine our Stemcell media processing cores with dual 1.5-GHz ARM Cortex-A9s and the S3 Group's Video DACs to deliver stunning high-profile HD video output, immersive OpenGL ES 2.0 3D graphics, HD video calling and a rich desktop browsing experience across a broad range of tablet and connected devices," said Paul Pontin, Vice President of Technology, ZiiLABS. "S3 Group's ability to meet our demanding schedule and best-in-class performance requirements, plus its integration expertise helps us deliver superior products that help grow the market for connected TV products across the globe.

Go to the S3 Group website to find additional information.

E-mail S3 Group for more information.

Read more about
S3 Group
and
ZiiLABS Pte., Ltd.
on SOCcentral.com


Keywords: ASICs, ASIC design, mixed signal design, mixed-signal design, ARM-based microprocessors, MPUs, IP, intellectual property, cores, ZiiLABS, S3 Group
600/34500 8/22/2011 615 81


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875