Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
Idea! Electronic Systems Selects Mixed-Signal IP from S3 Group for Digital TV ASIC  
 Printer friendly
 E-Mail Item URL

August 29, 2011S3 Group today announced that Idea! Electronic Systems has licensed its mixed-signal IP for its Digital TV ASIC. S3 Group delivered a high-performance analog-to-digital converter (ADC) from its mixed-signal IP portfolio. Idea! Electronic Systems, is an engineering design-house specialized in advanced electronic design for the telecommunication industry.

"S3 Group achieved first-time-right silicon and helped us to satisfy the demanding schedule and specifications relating to the Digital TV ASIC, said Valdiney Pimenta, CEO, at Idea! Electronic Systems. "The high performance of the ADC means that developers can offer a superior product that will help drive the successful development of Digital TV products throughout South America. The key advantages of working with S3 Group are first-time-right silicon, best-in-class performance, on-time delivery and excellent integration support. Our partnership with S3 Group has enabled us to develop the most optimum ASIC solution for Digital TV."

Go to the S3 Group website to find additional information.

E-mail S3 Group for more information.

Read more about
S3 Group
and
Idea! Electronic Systems
on SOCcentral.com


Keywords: ASICs, ASIC design, mixed signal design, mixed-signal design, IP, intellectual property, cores, digital TV, Idea! Electronic Systems, S3 Group
600/34536 8/30/2011 540 71


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375