Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
Silicon Image Introduces InstaPrevue Technology  
 Printer friendly
 E-Mail Item URL

September 7, 2011 -- Silicon Image, Inc. today announced its latest innovation, InstaPrevue technology, which will be featured in Silicon Image digital TV (DTV) and audio/ video receiver (AVR) port processors. InstaPrevue provides live picture-in-picture preview of every HDMI input connected to a digital television or A/V receiver. Instead of cycling through inputs or navigating a text-based menu, users can now view and select the live preview window to switch between their Blu-ray Disc players, set-top boxs, DVD players, game consoles, or other HDMI-connected devices.

InstaPrevue technology enables the location, size, and appearance of the preview windows to be controlled by software within the DTV or AVR, allowing the manufacturer to seamlessly integrate a custom implementation of InstaPrevue with the system's remote control and on-screen graphical interface.

"Anyone who has ever accidentally selected the wrong input when changing from their set-top box to their game console will appreciate the simplicity and usefulness of InstaPrevue. It's like a video version of our successful InstaPort technology, which dramatically improves consumers' ability to switch between HDMI inputs by reducing switching time to a single second," said Alex Chervet, Senior Director Of Marketing at Silicon Image, Inc.

Go to the Silicon Image, Inc. website to find additional information.

Read more about
Silicon Image, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, High-Definition Multimedia Interface, HDMI, IP, intellectual property, cores, Silicon Image,
600/34594 9/8/2011 684 63


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375