Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
Cavium Unveils OCTEON Fusion "Basestation-on-a-Chip" Family  
 Printer friendly
 E-Mail Item URL

October 3, 2011 -- Cavium, Inc. today unveiled the OCTEON Fusion Family, a powerful, small-cell "basestation-on-a-chip" family specifically designed for LTE and 3G small-cell base stations, including picocell and micro base stations. OCTEON Fusion processors combine OCTEON's MIPS64-based multicore architecture along with purpose-built Baseband DSP cores, extensive LTE/3G hardware accelerators and digital front end (DFE) functionality into a single chip.

This product family consists of multiple SOCs that enable small cells ranging from 32 users to 300+ users and up to dual 20-MHz carriers, delivering industry-leading scalability. OCTEON Fusion is accompanied by FusionStack software, a comprehensive, interoperability tested (IOT), carrier-class L1 to L3 software suite for rapid time-to-market. OCTEON Fusion and FusionStack Software have been developed in close partnership with a Tier-1 telecom equipment manufacturer (TEM) and have been designed into its next-generation LTE small-cell base stations. In addition, OCTEON Fusion CPU cores are fully compatible with OCTEON multicore processors enabling TEMs to seamlessly leverage their Cavium OCTEON-based macrocell L2-L7 software into lower-cost, lower-power and reduced-footprint OCTEON Fusion-based small-cell designs.

Cavium will be demonstrating the OCTEON Fusion technology at the 4G World Conference in Chicago on October 25-27, in its private meeting room. This demonstration will include eight simultaneous connections including streaming of five HD videos between a commercially available 4G/LTE client and an OCTEON Fusion technology enabled eNodeB base station design. To setup an appointment, please contact marketing@cavium.com.

The processors combine OCTEON's proven and scalable L2-L7 multicore technology, already adopted in multiple tier-1 macro wireless equipment, along with purpose-built, highly programmable baseband DSP cores and extensive 3G/4G hardware accelerators along with digital front end (DFE) functionality into a single chip. Combining 2X to 6X 64-bit cnMIPS cores operating at up to 2GHz with up to 8X highly optimized baseband DSP's operating up to 1GHz and several carefully designed hardware accelerator blocks that interact through a very high-performance interconnect enable deterministic and low-latency data processing between protocol layers.

The OCTEON Fusion family consists of two software compatible product lines: CNF71XX, CNF72XX, delivering industry-leading performance and low power to enable small-cell basestations supporting from 32 to 300+ users on both LTE and 3G platforms.

OCTEON Fusion includes FusionStack, a comprehensive software suite that is ready to be deployed in a Tier 1 LTE network, as a result of thorough inter-operability radio conformance testing with multiple user equipment. PHY (L1) layer software includes complete user-plane and control plane components for FDD-LTE, TDD-LTE and 3G, along with protocol processing libraries that take advantage of the in-built hardware acceleration. The comprehensive deployment-ready suite includes Layer 2 /3 libraries, network side control and timing synchronization, along with diagnostic tools.

Availability

First samples of CNF71XX and the FusionStack software will be available in Q1, 2012; the CNF72XX will be available subsequently.

Go to the Cavium, Inc. website to find additional information.

E-mail Cavium, Inc. for more information.

Read more about
Cavium, Inc.
on SOCcentral.com


Keywords: computer system design, general-purpose computers, special-purpose computers, embedded system design, embedded systems, microprocessors, MPUs, multicore processors, multi-core processors, IP, intellectual property, cores, MIPS-based microprocessors, Cavium, OCTEON Fusion,
600/34792 10/4/2011 598 69


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375