Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
Altera and Eutecus Announce 1080p/ 30fps Video Analytics Solution on an FPGA  
 Printer friendly
 E-Mail Item URL

October 18, 2011 -- Altera Corp. has announced the first FPGA-based full-HD 1080p/ 30fps video analytics on a Cyclone IV FPGA. Altera's single-chip solution provides a new level of video analytics performance, combining exceptionally high throughput (60Mpixels/s) with pixel precision detail not possible with traditional digital signal processing (DSP)-based approaches.

The solution includes Eutecus, Inc.'s Multicore Video Analytics Engine (MVE) intellectual property (IP), which performs the analytics functions in the FPGA. Because this solution can be easily integrated into HD Internet protocol cameras, it is ideal for a variety of applications, including traffic surveillance that monitors accident detection, vehicle counting, lane-exit detection, stopped traffic, red-light violations and vehicles moving in the wrong direction.

The performance allows the user to track dozens of user-defined rules. For example, the user can define rules, configure alerts and remotely update rules for events they want detected, such as a person entering a room or a restricted area in an airport terminal or a building entrance. Video analytics offers surveillance customers the ability to monitor videos automatically, eliminating the need for a person to scan hours of footage to detect and determine specified events.

Altera's Cyclone IV FPGAs offer video analytics designers greater flexibility to customize their applications with Eutecus' MVE IP. The IP combines massively parallel algorithms and specialized coprocessors with multiple Altera Nios II cores integrated into a Cyclone IV FPGA. It also comes with a software GUI that lets designers customize the event-detection parameters and rules for their specific applications. Eutecus' IP includes a robust application programming interface (API) that allows customers to interface with their own video management systems or develop their own custom GUI.

Altera also offers a single-vendor source model for the video analytics solution. The IP and FPGA can be purchased directly from Altera, which simplifies the development of a video surveillance system significantly. The purchasing model eliminates the need to work with multiple vendors for licensing fees, NRE charges, or royalties.

"Altera's Cyclone IV FPGA and its Quartus II software offer the ideal design environment for Eutecus' MVE solution," said Csaba Rekeczky, CEO and President of Eutecus. "Video analytics customers can take advantage of the partnership between our companies by leveraging Eutecus' highly modular, flexible and scalable IP product and Altera's high performing and customizable FPGAs."

Go to the Altera Corp. website to find additional information.

E-mail Altera Corp. for more information.

Read more about
Altera Corp.
and
Eutecus, Inc.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, video processing, microprocessors, MPUs, multicore processors, multi-core processors, Altera, Eutecus,
600/34892 10/18/2011 512 67


Designer's Mall
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375