Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
Carbon Extends IP Exchange to Include Virtual Reference Platforms  
 Printer friendly
 E-Mail Item URL

January 17, 2012 -- Carbon Design Systems, Inc. today announced immediate availability of on its Carbon IP Exchange Web Portal. Available for many of the most-popular virtual models, including the ARM Cortex A15, ARM Cortex A9, ARM Cortex R4 and MIPS 34Kc, they contain models, software and configuration information to enable a designer to be productive in minutes.

Some designers use these platforms for debugging firmware and for doing performance optimization within minutes. Others use a virtual reference platform as a starting point to eliminate the traditional learning curve associated with using new intellectual property (IP).

Processor models are combined with peripheral models, such as the ARM PL301 and ARM PL190, to form a reference implementation used as a starting point for further platform creation or as a standalone design environment. Software is included with each platform to configure the processor and peripherals and to execute a sample program.

Availability

Carbon virtual reference platforms are available today for ARM Cortex A15, ARM Cortex A9, ARM Cortex A8, ARM Cortex R4, ARM Cortex M4, ARM Cortex M3, ARM Cortex M0, ARM 1176, ARM 1136, ARM 968, ARM 946, ARM 926, ARM 7TDMIS, MIPS 34Kc, MIPS M14Kc and MIPS M14K. Additional reference platforms are being added regularly.

Carbon virtual reference platforms are available to Carbon SoCDesigner Plus users at no charge.

Go to the Carbon Design Systems, Inc. website for details.

E-mail Carbon Design Systems, Inc. for more information.

Read more about
Carbon Design Systems, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, microcontrollers, MCUs, microprocessors, MPUs, Carbon Design Systems, virtual reference platforms
601/37498 1/17/2012 466 76


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875