Page loading . . .

  
 You are at: The item(s) you requested.Monday, May 20, 2013
Pentek Debuts First in a Family of Virtex-7 FPGA SDR Modules for UAV, Radar and Communications Applications  
 Printer friendly
 E-Mail Item URL

January 16, 2012 -- Pentek, Inc. has introduced the first member of its high-performance Onyx family, the Model 71760 4-channel, 200-MHz A/D XMC module based on the Xilinx Virtex-7 FPGA family.

Pentek's Onyx modules use the same modular I/O interfaces as the Virtex-6 FPGA Cobalt family, while boosting memory, logic and I/O performance. The Onyx Model 71760, for example, is similar to the Cobalt 71660, but has twice the memory capacity and I/O bandwidth, addressing the most challenging unmanned aerial vehicle (UAV), radar and communication applications.

"With higher-speed A/Ds and D/As, and tougher DSP algorithms, we needed more horsepower to keep pace," said Rodger Hosking, Vice President of Pentek. "Pentek leveraged the modular architecture of the Cobalt family, along with the latest Xilinx FPGA technology, to provide a broader range of price and performance options and a future path for the most demanding signal processing applications." Hosking added that Pentek intends to release at least twelve additional Onyx family modules during 2012.

Boosting performance, retaining architecture

As the first in the Onyx product line, the Model 71760 exemplifies the relationship of the Onyx and Cobalt families. The Onyx Model 71760 shares many of the same architectural and front-end characteristics as the similar Cobalt Model 71660 module: a four-channel, 16-bit, 200-MHz A/D, external sample clock synchronization, and a VITA 42.0 XMC-compatible switched fabric interface.

The similarity of the two families gives developers the opportunity to port software developed for Cobalt modules to the corresponding Onyx modules with a minimum of effort. All ReadyFlow tools work with both families, further simplifying the software-development effort.

Architectural enhancements in the Onyx family include a doubling of the DDR3 memory in both size and speed to 4GBytes and 1600MHz, respectively. The PCIe interface has been upgraded to Gen 3, delivering peak speeds up to 8GBps. The 71760 FPGA comes preconfigured with a suite of built-in functions for data capture, synchronization, tagging and formatting, making the board an ideal turn-key interface for radar, communications or general data acquisition applications. For systems that require custom functions, IP can be developed using the Xilinx ISE Design Software and the Pentek GateFlow FPGA Design Kit, extending or even replacing the factory installed functions. The Onyx architecture now includes enhanced FPGA loading modes to simplify live reconfiguration.

Pricing and Availability

The Model 71760 XMC module with 4GBytes of memory starts at $15,995, with versions also in PCIe, cPCI and VPX formats. Additional FPGA options are available and Pentek expects to release advanced mezzanine card (AMC), ruggedized and extended temperature versions of the Model 71760 later in 2012. Delivery is 12-14 weeks ARO.

Pentek intends to release at least twelve additional Onyx family modules during 2012.

Go to the Pentek, Inc. website to find additional information.

E-mail Pentek, Inc. for more information.

Read more about
Pentek, Inc.
on SOCcentral.com


Keywords: single board computers, SBCs, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, analog-to-digital converters, A-D converters, ADCs, development kits, software defined radio, SDR, Pentek, Xilinx,
601/37504 1/16/2012 479 74


Designer's Mall
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4882813