Page loading . . .

  
 You are at: The item(s) you requested.Thursday, June 20, 2013
Evatronix Strengthens Its Multimedia IP Portfolio with a Complete Series of MIPI SLIMbus Products  
 Printer friendly
 E-Mail Item URL

February 9, 2012 -- Evatronix SA introduced today the complete series of Mobile Industry Processor Interface (MIPI) Alliance SLIMbus IP cores that implement the next-generation serial interface for low-power multimedia applications, especially mobile. The design is already proven to seamlessly operate as a key component within the I2S to SLIMbus bridge from LnK.

The Serial Low-power Inter-chip Media Bus (SLIMbus) is a standard interface between baseband and/or application processors and peripheral components in mobile devices. Its greatest advantage over other existing communication standards lies in the flexible adoption of interface frequency to current application requirements, which translates into very efficient power management, a highly beneficial feature for mobile devices.

"The rapid growth of functionality and versatility in mobile devices calls for a universal platform of communication within the application, and MIPI SLIMbus hits the bulls eye here," said Marcin Zys, MIPI Product Line Manager at Evatronix. "We are introducing the MIPI SLIMbus IP as a natural evolution of our multimedia interface solutions we've been providing for more than seven years now."

Go to the Evatronix SA website to find additional information.

E-mail Evatronix SA for more information.

Read more about
Evatronix SA
and
LnK
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, Mobile Industry Processor Interface (MIPI) Alliance SLIMbus IP Cores, Evatronix, LnK,
601/37776 2/9/2012 527 68
Designer's Mall
4th Of July countdown banner
0.4057617



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4848633