Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
CEVA and Antcor Announce Low Power, Wi-Fi 802.11ac Reference Architecture for the New CEVA-XC4000 DSP Architecture Framework  
 Printer friendly
 E-Mail Item URL

February 21, 2012 -- CEVA, Inc. and CEVA-XCnet partner Antcor SA, a provider of software baseband IP for the communications and connectivity chip industry, announced today a new software-based, reference architecture targeting multi-mode Wi-Fi 802.11ac mobile stations (STA).

With the new 802.11ac Wi-Fi standard yet-to-be ratified, and numerous other derivatives including 802.11af, 802.11p and Wi-Fi Direct, this software-based approach enables complete flexibility to address changes in the standard and support for various use-cases through software updates. Based on the new CEVA-XC4000 DSP architecture framework, this scalable Wi-Fi reference architecture is ideal for cost-efficient, ultra-low power applications, requiring as small as 1.5-mm² die area at a 28-nm process.

The Wi-Fi 802.11ac reference architecture addresses both the PHY and Lower-MAC layers in software with minimal hardware acceleration, to deliver outstanding performance without compromising on power consumption. The solution supports the full channel bandwidth up to 160MHz and offers maximal throughput of 867Mbps using a 4x2 MIMO beam-forming with 256-QAM modulation support, and can be scaled to support up to 1.7Gbps. The reference architecture supports a wide range of Wi-Fi standards, including 802.11a/ b/ g/ n/ ac, providing customers with ample headroom to add additional features and functionality on the same platform and further differentiate their product offering.

"The plethora and continuous evolvement of Wi-Fi standards dictates a new silicon-design approach that will enable semiconductor companies to reduce development time, minimize risk and also extend product's life-cycle," said Costas Meimetis, CEO at Antcor. "This solution leverages the expertise we have accumulated with previous commercial success with Wi-Fi products. The CEVA-XC4000 processor series is capable of supporting even the most-demanding communication standards and proves to be an excellent fit with our PHY and Lower-MAC software offerings."

Streamlined Software Development

The Wi-Fi 802.11ac reference architecture is supported by CEVA-Toolbox, a complete software development environment, incorporating Vec-C compiler technology for advanced vector processors, enabling the entire architecture to be programmed in C-level. An integrated simulator provides accurate and efficient verification of the entire system including the memory sub-systems. In addition, CEVA-Toolbox includes libraries, a graphical debugger, and a complete optimization tool chain named CEVA Application Optimizer. The Application Optimizer enables automatic and manual optimization applied in the C source code.

Availability

CEVA and Antcor's Wi-Fi 802.11ac reference architecture is available today for lead customers.

About Antcor SA

Antcor SA, founded in 2004, is a leading provider of software baseband IP for the communications and connectivity chip industry. Antcor's software Wi-Fi IP portfolio allows chip vendors to reduce development time, minimize risk and future-proof their designs.

Go to the CEVA, Inc. website to find additional information.

E-mail CEVA, Inc. for more information.

Read more about
CEVA, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, DSP cores, DSP, digital signal processing, digital signal processors, CEVA
601/37851 2/21/2012 527 75


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875