| Vivante and Cadence Unveil Mass-Market GPU-Optimized DDR Memory Solution | | |
March 14, 2012 -- Vivante Corp. today announced that it has worked with Cadence Design Systems, Inc. to qualify the Cadence double data rate (DDR) Memory controller intellectual property (IP) solution for use with Vivante's graphics processing unit (GPU) IP solution.
Vivante's high-performance multicore GPUs are capable of processing massive amounts of data in order to create the most advanced and realistic 3D visual effects on mobile, embedded and home entertainment devices. To render high-quality images, the GPU requires access to external DDR DRAM through a highly optimized, low-latency DDR memory controller.
The collaboration between Cadence and Vivante has created a tightly coupled memory subsystem that maximizes the efficiency between the GPU, memory controller and external DDR memory. Vivante's memory-friendly architecture uses design features such as burst building, request merging, efficient data access, compression, prefetching, smart banking, prediction and much more. These features provide the optimal data flow and memory-access patterns for graphics applications. The Cadence DDR controller works as the interface between the GPU and DDR memory, fine-tuned to perform data and traffic management. This co-optimized solution enables SOC designers to select a proven, performance-enhanced solution ready for mass market deployment.
"Consumer markets that use our GPUs, such as smartphones, tablets and HDTVs, are already visually aware. These segments are upping the ante for better graphics, augmented reality, flashy images, and captivating game play based on our new GPU cores. Balancing performance and memory bottlenecks is a key enabler to achieving these new experience levels," said Wei-Jin Dai, President and CEO of Vivante. "Our collaboration with Cadence was the key focus to innovate and build the ideal graphics memory system. As these technologies are built into our memory-friendly designs already, we have solutions that benefit from the bandwidth, power, size and cost equations SOC architects have to account for."
Go to the Cadence Design Systems, Inc. website to find additional information.
|
| Keywords: ASICs, ASIC design, IP, intellectual property, cores, embedded memory, DDR memory, graphics processors, graphics processing units, GPUs, Vivante, Cadence Design Systems,
| | 601/38081 3/14/2012 444 68 | |
|
|
|
| | 0.390625 |
|
|
| Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054 | |
|
| | |
|
|
Subscribe to SOCcentral's SOC Explorer Newsletter and receive news, article, whitepaper, and product updates bi-weekly.
|
|
|
Exec Viewpoint
Maximizing the Value of Your Internal IP
 Warren Savage CEO, IPextreme
|
|
Exec Viewpoint
Yes, Virginia, There Is a Stitch-and-Ship
 Dave Johnson VP of Sales Breker Verification
|
|
|
|
Barbara's Bytes
So, Just What Is ESL
 Barbara Tuck Senior Editor, SOCcentral
|
|
|
|
|
|
|
|
| Design Center |
| Whitepapers & App Notes |
|
|
|
|
|
| Live and Archived Webcasts |
|
|
|
|
|
| Newsletters |
|
|
|
|
|
|
About SOCcentral.com
Sponsorship/Advertising Information
|
|
|