Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
Apical Licenses iridix Image-Processing Cores to Texas Instruments  
 Printer friendly
 E-Mail Item URL

March 15, 2012 -- Apical, Ltd. has announced a licensing agreement with Texas Instruments, Inc. (TI) in which TI will leverage Apical's iridix image-processing IP cores in future products.

iridix is a method of dynamic range control that enables cameras to take better pictures and displays to give better viewing experiences in varying, sometimes difficult lighting conditions. The technology is derived from research into how the human eye adapts to changing lighting environments. Sophisticated digital processing addresses each image pixel in real-time, extending beyond traditional backlight and contrast controls, to adjust the image accordingly. This process operates at a system level optimized for low power consumption.

iridix acts as a central component in high-dynamic-range imaging and also helps address several imaging-design challenges for converged mobile imaging devices.

Michael Tusch, CEO, Apical said, "Since we introduced the first version of iridix in 2002, it has become clear that this kind of technology is required in almost all digital-imaging products. We are very pleased that our license agreement with TI will enable a variety of end-equipment manufacturers to implement this technology into their designs."

The iridix image-processing IP cores will be integrated into TI products targeting digital imaging and display applications.

Go to the Apical, Ltd. website to find additional information.

E-mail Apical, Ltd. for more information.

Read more about
Apical, Ltd.
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, image processing, Apical,
601/38085 3/16/2012 473 71


Designer's Mall
0.46875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.546875