| IAR Systems Supports ARM Cortex-M0+ and Freescale's new Kinetis L series | | |
March 27, 2012 -- IAR Systems AB has announced that its IAR Embedded Workbench C/C++ compiler and debugger tool suite now supports the new ARM Cortex-M0+ core and Freescale Semiconductors' recently announced Kinetis L series.
Flash memory size is a key factor in determining system cost and power consumption, and the need for the smallest possible code size is evident. With its advanced optimization intelligence, the IAR C/C++ compiler produces extremely compact code. For ARM Cortex-M0 microcontrollers, the code generated is overall 30% smaller in standard benchmarks than for open-source alternatives.
"Freescale's Kinetis L family is the first to offer products integrating the new ARM Cortex-M0+ core to ease migration from 8-bit to entry-level 32-bit solutions," said Jeff Bock, Director of Marketing for Freescale's Industrial and Multi-Market Microcontrollers. "The new ARM Cortex-M0+ core maintains compatibility with all other Cortex-M-class processors, allowing designers to reuse their existing compilers and debug tools. IAR Embedded Workbench will help our customers leverage the full benefits of the Kinetis L Series to create smarter, smaller, more-energy-efficient embedded applications by generating the smallest possible, highly optimized code."
In addition to providing advanced and highly efficient optimization features, for ARM is integrated with hardware, RTOS products, and middleware, and offers broad support for ARM MCUs, currently more than 2000 devices. IAR Embedded Workbench for ARM is available in several versions, including a product package that is designed specifically for ARM Cortex-M core families.
Go to the IAR Systems AB website to find additional information.
| E-mail IAR Systems AB for more information.
Read more about IAR Systems AB on SOCcentral.com |
| Keywords: embedded system design, embedded systems, EDA, EDA tools, electronic design automation, software development tools, ARM-based microcontrollers, MCUs, Cortex-M, IP, intellectual property, cores, IAR Systems, IAR Embedded Workbench
| | 601/38151 3/28/2012 406 75 | |
|
|
|
|
|
| | 0.40625 |
|
|
| Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054 | |
|
| | |
|
|
Subscribe to SOCcentral's SOC Explorer Newsletter and receive news, article, whitepaper, and product updates bi-weekly.
|
|
|
Exec Viewpoint
Reducing Power by Raising the Level of Abstraction
 David Pursley Director, Product Marketing Forte Design Systems
|
|
Exec Viewpoint
The Many Faces of Low-Power Verification
 Ghislain Kaiser CEO, Docea Power
|
|
Exec Viewpoint
Maximizing the Value of Your Internal IP
 Warren Savage CEO, IPextreme
|
|
|
|
Barbara's Bytes
So, Just What Is ESL?
 Barbara Tuck Senior Editor, SOCcentral
|
|
|
|
|
|
|
|
| Design Center |
| Whitepapers & App Notes |
|
|
|
|
|
| Live and Archived Webcasts |
|
|
|
|
|
| Newsletters |
|
|
|
|
|
|
About SOCcentral.com
Sponsorship/Advertising Information
|
|
|