Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
Atrenta Offers IP Kit Spring-Cleaning Promotion  
 Printer friendly
 E-Mail Item URL

April 16, 2012 -- Atrenta, Inc. is offering semiconductor design groups access to the Atrenta IP Kit through a free 2-week trial promotion. From April 16, 2012 to May 31, 2012, qualified design groups in the US will be able to use the Atrenta IP Kit to perform "spring cleaning" on their third-party or internally developed IP blocks for two consecutive weeks at no cost.Atrenta's IP Kit is also used by TSMC to quality soft IP for inclusion in the TSMC 9000 IP library.

Atrenta's IP Kit helps SOC designers to confront IP re-use challenges, such as design completeness, power consumption, testability, subtle integration risks, managing updates/ bug fixes and even finding the right IP. The Atrenta IP Kit offers the following user benefits:

  • IP quality metrics with easy-to-read HTML-based DashBoard and DataSheet reports.
  • Automated SpyGlass setup.
  • Comprehensive hand-off checks for simulation-synthesis mismatch, electrical, clock domain crossing verification, testability analysis (stuck-at & at-speed), power estimation and verification of timing constraints.
  • IP packaging support.
  • Ease of integration into existing design flows.

 



Go to the Atrenta, Inc. website for details.

E-mail Atrenta, Inc. for more information.

Read more about
Atrenta, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, Atrenta, SpyGlass,
601/38267 4/16/2012 383 56


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4375